An Improved Low Power Counter Design with Clock Enable
Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 6
Abstract
This paper presents an improved low power design of a 4-bit Johnson Counter which is designed using and Clock enable method. The proposed design shows a power reduction of 5mW as compared to the conventional Johnson counter which is 7mW. Pulse triggered flip flop employed in the proposed design can save power up to 28.57% as compared to the conventional design. All the simulations were carried out using Xilinx software in SIM module.
Authors and Affiliations
Varsha Dewre, Rakesh Mandliya
Keywords
Related Articles
- EP ID EP391500
- DOI 10.9790/9622-0706065961.
- Views 117
- Downloads 0
IOT Patient Health Monitoring System
Monitoring and Recording of various medical parameters of patient outside hospitals has become Widespread phenomenon. The Reason behind this project is to design a system for monitoring the patient’s body at any time usi...
Wireless Body Area Networks
In today’s environment health care monitoring is very important area of research. Wireless Sensor Networks (WSNs) can also be used in various health care applications. Wireless .Body Area Networks (WBANs) are getting dev...
An Empirical Method For Determination Of Kinetic Models And Kinetic Parameters Associated To Thermo-OxidativeDegradation Of Recycled Polypropylene (PP)
The kinetics of thermo-oxidative degradation of polypropylene recycled (PP rec.) was investigated using thermogravimetric (TG) analysis in air atmosphere. An empirical methodology was developed, and it is the result of i...
Speckle Noise Removal in Magnetic Resonance Imaging (MRI) Image Using Threshold Values
In an advanced imaging technique Magnetic Resonance Imaging (MRI) plays a major role in medical field to create high standard images contained in the human brain. MRI imaging is often used when treating brain, prostate c...
VLSI Modeling of High Performance Aging Aware Multiplier By Using Adaptive Hold Logic Circuit
Digital multipliers are most critical Arithmetic Logic Units. The performance of ALU systems depends on the throughput of the multiplier. In VLSI, the negative bias temperature instability effect occurs when a pmos Trans...