VLSI Modeling of High Performance Aging Aware Multiplier By Using Adaptive Hold Logic Circuit

Abstract

Digital multipliers are most critical Arithmetic Logic Units. The performance of ALU systems depends on the throughput of the multiplier. In VLSI, the negative bias temperature instability effect occurs when a pmos Transistor is under negative bias. This result in increasing the threshold voltage of pmos transistor. This phenomenon seriously reduces the speed of multiplier. Similarly th positive bias instability occurs when an nmos transistor is under positive bias. These positive and negative biasing effects degrade the speed of multiplier,degrade the speed of transistor and in long term, the system may fail due to timing violations. In this paper we proposed to design a reliable high performance multiplier with a novel Adaptive Hold Logic(AHL) circuit. With AHL the multiplier is able to provide a higher throughput. The design is implemented by using Advanced design tools like Xilinx14.3 ISE Design suite. The experimental results shows that the proposed architecture yields high performance when compare to the Exixting Architecture.

Authors and Affiliations

P. Lokesh, U. Somalatha, S. Chandana

Keywords

Related Articles

N-alkylation methods, Characterization and Evaluation of antibacterial activity of some Novel 5-Chloroisatin Derivatives

A series of new 5-Chloroisatin derivates have been synthesized by the method of N-alkylation at room temperature, in the presence of a base and a catalyst with good yields. The chemical structures of these compounds were...

Chemical and Mineralogical Characterization of Dispersive Soils

Many earth dams, hydraulic structures and other structures like road way embankments have suffered serious erosion problems and have failed due to the presence of the dispersive soils. The tendency for dispersive erosion...

A Review on Dental Radiographic Images

Medical image processing is essential in many fields of medical research and clinical practices because it greatly facilitates early detection and diagnosis of diseases. This paper surveys an add-on approach in the area...

Displaying of Digital Clock through digital circuits and through Assembly Language Programs of 8051 microcontroller

With a view to display a Digital Clock through digital circuits using modulo-n (mod-n) counters, a circuit diagram was designed and implemented it through multi simulation software. In the similar manner the time digits...

High-Performance Concrete Compressive Strength Prediction Based Weighted Support Vector Machines

Concrete is the safest and sustainable construction material which is most widely used in the world as it provides superior fire resistance, gains strength over time and gives an extremely long service life. Unfortunatel...

Download PDF file
  • EP ID EP393730
  • DOI 10.9790/9622-0802030712.
  • Views 120
  • Downloads 0

How To Cite

P. Lokesh, U. Somalatha, S. Chandana (2018). VLSI Modeling of High Performance Aging Aware Multiplier By Using Adaptive Hold Logic Circuit. International Journal of engineering Research and Applications, 8(2), 7-12. https://europub.co.uk/articles/-A-393730