Analysis of Low Leakage Architecture of SRAM 8x1 Using Leakage Power Reduction Technique in Different Technology

Abstract

as the size of ic’s is becoming small, day by day the demand of high density vlsi circuits has been increasing .the supply voltage reduction is necessary to reduce the active power. By lowering the supply voltage it is effective ways to suppress the energy consumption because reducing the supply voltage could reduce the dynamic power and leakage power respectively. In this paper, a technique called cluster technique has been proposed to reduce the active power requirement and the simulation has been done on 8x1 sram cell. In this work firstly the power dissipation of all the cells are connected to an without sleep is taken out then sleep transistor shared with two cells and after that all the four cells are connected to only sleep. Leakage reduction techniques for cmos based transistor level design and the techniques have been proposed like leakage lector technique transistor stack based low leakage approach, sleeper keeper technique for leakage reduction, multiple threshold transistor design technique, gated-clock based low power design etc. Various proposed techniques provide benefits with respect to specific design application. Therefore, result with cluster technique improved result than an individual sleep when connected to the sram cell. In this paper, sram cell without sleep transistor dissipates more power during different states as compared to sram cell with an individual transistor.asthe conventional design is simulated on different cmos fabrication technology using microwind tool.

Authors and Affiliations

Sonam Rathore, Sonali Gupta

Keywords

Related Articles

Analysis of Natural Convection Heat Transfer from Rectangular Fin with Different Forms of Perforation Using Finite Element Analysis

This study examines the natural convective heat transfer from rectangular fins with different forms of perforations under natural convection. In this analysis six different forms of perforations are used with including...

Designing a High- Pass FIR Digital Filter by Using Bartlett Window and Blackman Window Technique

Theaim of this paper is to design FIR filter of the Window function methods. This paper presents the importance of filter in signal processing. Digital filter are of two types (1)FIR (2)IIR. Design of FIR filer is done...

Applying Genetic Algorithm on Dynamic Programming Problems

GA is one of the mostly used heuristic search methodology in the present time. Without evolutionary programming and evolutionary algorithms the whole search process is wasted. GA is applied in various fields of search a...

An Improved LEACH with Location Based Cluster Head (LBCH-LEACH) using Two-Hop Communication.

Wireless sensor networks are energy restraint networks. Energy efficiency, to extend the network for a longer time is critical issue for wireless sensor network protocols. Clustering is an effective technique to optimiz...

Enhancement of Power Quality in Distribution System Using D-STATCOM

Sensitive loads are greatly affected by power-quality (PQ) disturbances in the system. Power quality problems such as voltage sag and harmonic distortion along with reliability issues are some major concern and in this...

Download PDF file
  • EP ID EP24171
  • DOI -
  • Views 291
  • Downloads 10

How To Cite

Sonam Rathore, Sonali Gupta (2017). Analysis of Low Leakage Architecture of SRAM 8x1 Using Leakage Power Reduction Technique in Different Technology. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24171