ANALYSIS OF STATIC NOISE MARGIN FOR NOVEL POWER GATED SRAM
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 2, Issue 3
Abstract
Data stability is one of the important parameter of SRAM with scaling of CMOS technology. However the move to nanometer technology not only nodes has increased, but the variability in device characteristics has also increased due to large process variations. Static random access memory (SRAM) is a popular component which is used in modern microprocessors and occupies a considerable chip area. It is useful to store the data as well as read and write operation. The performance of SRAM circuit is measured with data stability and read-write SNM (Static Noise Margin). A novel power gated SRAM cell is presented in this paper with enhanced data stability and reduced leakage power. The data becomes completely isolated form bit line during read operation in new power gated SRAM. The SNM of the new power gated cell is thereby increased by 2 times in comparison to a conventional six transistor (6T) SRAM cell. The paper also covers the comparative analysis and simulation of both SRAM cell on the basis of Read Noise Margin and Write Noise Margin. The novel power gated SRAM cell has larger read and write SNM as compared to conventional 6T SRAM cell at different technologies. All results are carried out on 45nm, 32nm and 22nm CMOS technology using HSPICE simulation tool.
Authors and Affiliations
Balotia Suresh Kumar, Amit Mahesh Joshi
Keywords
Related Articles
- EP ID EP198689
- DOI 10.21917/ijme.2016.0045
- Views 153
- Downloads 0
SEMI-CONDUCTOR AMBIENCE FOR BUILDING SELF-RELIANCE IN THE COUNTRY
In the present era of importing chips are the major bottlenecks in attaining self-reliance for the strategic sector in the country. The existing trend of chip development at nanometer geometry needs huge and constant cap...
LOW POWER RF SINGLE BALANCED MIXER WITH HIGH CONVERSION GAIN FOR ISM BAND APPLICATIONS
This paper involves the design and simulation of a single balanced down conversion mixer from a Gilbert cell mixer using a source degeneration inductor and folded structure in 65nm CMOS Technology. The proposed single ba...
DFAL BASED FLEXIBLE MULTI-MODULO PRESCALER
The quest to have longer battery life and reduced packaging cost has been motivating factor behind developing low power circuits for different applications. Research in adiabatic logic has recently gained momentum and di...
DESIGN OF TWO DIMENSIONAL PHOTONIC CRYSTAL RING RESONATOR BASED DEMULTIPLEXER
In this paper, a Photonic Crystal Ring Resonator (PCRR) based demultiplexer is proposed and designed to drop four different channels. The proposed structure is consists of bus waveguide, dropping waveguide and butterfly...
DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES
This paper proposes a Current Feedback Operational Transconductance Amplifier (CFB OTA) with a folded cascode op-amp as input stage cascaded with class AB buffer as output stage. This gives better results on parameters s...