Area and Power efficient booth’s Multipliers Based on Non-Redundant Radix-4Signed-Digit Encoding
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2016, Vol 4, Issue 12
Abstract
In this paper, we present a design of preencoded multipliers for Digital Signal Processing applications in light of disconnected encoding of coefficients. To this broaden, the Non-Redundant radix-4 Signed-Digit (NR4SD) encoding system, which utilizes the digit values {-1, 0, +1, +2} or {-2,- 1,0,+1}, is proposed prompting to a multiplier plan with less mind boggling halfway items execution. Broad trial investigation checks that the proposed pre-encoded NR4SD multipliers, including the coefficients memory, are more region and power productive than the traditional Modified Booth plot.
Authors and Affiliations
R. Bheema Sankaram| (P.G.STUDENT) M.Tech in VLSISD , Dept. Electronics and Communication Engineering Kakinada Institute of Engineering and Technology, Korangi,AP,INDIA, Mr. P. Gopalaswamy| Assistant Professor in VLSISD Dept. Electronics and Communication Engineering Kakinada Institute of Engineering and Technology, Korangi,AP,INDIA
Keywords
Related Articles
- EP ID EP16837
- DOI -
- Views 293
- Downloads 9
New Multilevel Inverter D-STATCOM Topology To Compensate Reactive And Nonlinear Loads
This work proposes an enhanced half and half dissemination static compensator (D-STATCOM) topology to address some reasonable issues, for example, control rating, channel measure, remuneration execution, and power mi...
Green Internet Routing Between Traffic Volume and Power Consumption
We plan a green Internet routing plan, where the routing can lead movement in a way that is green. We contrast from past reviews where they switch organize parts, for example, line cards and routers, into rest mode....
An FPGA Implementation Of Real-Time Finger-Vein Recognition System For Security Levels
In this project, we propose a real-time embedded finger-vein recognition system (FVRS) for authentication on mobile devices. The system is implemented on an embedded platform and equipped with a novel finger-vein rec...
A Static Time Analysis of 1-bit to 32-page SCA architecture for Logic Test
This research proposes the Static Time Analysis of 32 page Single cycle access (SCA) architecture for Logic test. The timing analysis of each and very path of Logic test are observed that is setup and hold timings ar...
Analysis Of Linear And Planarantenna Arrays
This paper describes the theories and techniques for designing linear and planar Antenna arrays and compares their radiation pattern with conventional arrays. The results of this work are among others, a software tha...