Area Delay Power Efficient Carry Select Adder for Modern Signal Processors

Abstract

The area, power-efficient and high speed and data path logic systems forms the largest areas of research in VLSI system chip design. The addition speed is limited by the time necessary to send a carry via the adder. Carry Select Adder (CSLA) is the fastest adders used in several data manipulation processors to perform fast arithmetic operation purpose. From the architecture of the CSLA, it is confident for decreasing the area and delay in the CSLA. This project uses a simple and efficient gate level modification is reduces the area and delay of CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared existing SQRT CSLA architecture. The proposed design is less area and delay to a great extent when compared with the regular SQRT CSLA. This project estimates the performance of the designs with the regular designs in terms of delay area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the result is CSLA is better than the regular SQRT CSLA.

Authors and Affiliations

Chandrabose. J, M. Ravikumar

Keywords

Related Articles

Comparative Analysis of Image Enhancement Techniques

the image enhancement techniques plays significant role in vision processing. Many techniques have been proposed so far to improve the results but none has preferred well for every kind of images. The review has shown t...

Case study based vendor selection by TOPSIS and Pugh Matrix approach

Manufacturing industries to succeed, supply chain has a key role to play. Similarly selecting right supplier plays a vital role in product procurement. To have smooth supply chain mechanism every process which has direc...

Information Security through Steganography Technique

The encrypted messages will often attract the concentration of unauthorized users. They try to crack the encrypted message and get access to the actual contents of the message. To conceal the subsistence of message steg...

Traffic surveillance and vehicle identification in ghat curves using Arduino

Arduino is a great device for collecting, storing and transferring data from various sensors but there are times you need to make your data accessible from any place over the internet. The solution could be still advanc...

Study and Determination of Pedestrian Level of Service & Pedestrian Flow Parameters for a Busy Street in Anand City

There are many modes of transport Starting from Walking to the Multi Axle Vehicles. But, From the Modal Split study carried out by various authors says that, amongst all the various modes the traffic load shares by the...

Download PDF file
  • EP ID EP23814
  • DOI http://doi.org/10.22214/ijraset.2017.4107
  • Views 295
  • Downloads 6

How To Cite

Chandrabose. J, M. Ravikumar (2017). Area Delay Power Efficient Carry Select Adder for Modern Signal Processors. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23814