Area Delay Power Efficient Carry Select Adder for Modern Signal Processors

Abstract

The area, power-efficient and high speed and data path logic systems forms the largest areas of research in VLSI system chip design. The addition speed is limited by the time necessary to send a carry via the adder. Carry Select Adder (CSLA) is the fastest adders used in several data manipulation processors to perform fast arithmetic operation purpose. From the architecture of the CSLA, it is confident for decreasing the area and delay in the CSLA. This project uses a simple and efficient gate level modification is reduces the area and delay of CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared existing SQRT CSLA architecture. The proposed design is less area and delay to a great extent when compared with the regular SQRT CSLA. This project estimates the performance of the designs with the regular designs in terms of delay area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the result is CSLA is better than the regular SQRT CSLA.

Authors and Affiliations

Chandrabose. J, M. Ravikumar

Keywords

Related Articles

Design And Analysis Of Gang Lock Nut Socket For Rear End Oil Seal In Three Cylinder Diesel Engine

Diesel engines are used to various automobile vehicles. It’s the large number of vehicles sold in India at every year. As in case of three cylinder diesel engines assembly, the most time consuming process is the fixing...

A Review on Nanoparticles in Mosquito Control - A Green Revolution in Future

Mosquitoes are the potential vectors of many diseases, including malaria, filariasis, dengue, brain fever, etc. There is an urgent need to check the proliferation of the population of vector mosquitoes in order to reduc...

slugTracking And Positioning Of Mobile Systems In Telecommunication Networks

Mobile positioning technology has become an important area for emergency as well as for commercial services. Mobile positioning in cellular networks will provide several services such as, locating stolen mobiles,...

Detection of Mycotoxins from the ground nuts samples of Warangal District, Telangana State

The main objective of this study is to conduct survey on ground nut fields and to detect the mycotoxin producing fungi and variety of mycotoxin. All the samples were collected from various systems such as freshly harves...

Design of Sewage Treatment Plant to Recycle Waste Water Produced From Residential Buildings

In this present scenario, the primary objective of this proposal of treatment plant design is to restore the availability of water resources and its optimal usage. Another foremost objective of this investigation is to...

Download PDF file
  • EP ID EP23814
  • DOI http://doi.org/10.22214/ijraset.2017.4107
  • Views 269
  • Downloads 6

How To Cite

Chandrabose. J, M. Ravikumar (2017). Area Delay Power Efficient Carry Select Adder for Modern Signal Processors. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23814