Area Delay Power Efficient Carry Select Adder for Modern Signal Processors

Abstract

The area, power-efficient and high speed and data path logic systems forms the largest areas of research in VLSI system chip design. The addition speed is limited by the time necessary to send a carry via the adder. Carry Select Adder (CSLA) is the fastest adders used in several data manipulation processors to perform fast arithmetic operation purpose. From the architecture of the CSLA, it is confident for decreasing the area and delay in the CSLA. This project uses a simple and efficient gate level modification is reduces the area and delay of CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared existing SQRT CSLA architecture. The proposed design is less area and delay to a great extent when compared with the regular SQRT CSLA. This project estimates the performance of the designs with the regular designs in terms of delay area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the result is CSLA is better than the regular SQRT CSLA.

Authors and Affiliations

Chandrabose. J, M. Ravikumar

Keywords

Related Articles

Dynamic analysis of laminated composite plates and shells by using a new higher-order shear deformation theory and ABAQUS software

A new higher order shear deformation theory for elastic composite/sandwich plates and shells is developed. The new displacement field depends on a parameter ‘‘m’’, whose value is determined so as to give results. Static...

Fabrication And Analsys Of Metal Cutting Chop Saw

A chop saw is a power tool used to make accurate cuts in wood, plastic, and metals. It has a fixed blade, attached to a moving arm that spins over a small worktable. Chop saws are used to create a rough, initial abrasiv...

Regulating-Speed PFC Bridgeless Buck–Boost Converter-Fed BLDC Motor Drive With Fuzzy Controller

This paper proposes a power factor corrected (PFC) to converter- fed brushless direct current (BLDC) motor drive. A PFCBL buck–boost converter is designed to work in discontinuous inductor current mode (DICM) to offer a...

Efficient Segmentation Technique for Restoration of Degraded Images

The process of extracting text from degraded document images is a very difficult task because of high inter/intra variations between document background and foreground. In this paper we propose a better document image b...

A Survey on Data Mining

Information mining is the figuring procedure of finding examples in expansive informational collections including techniques at the convergence of counterfeit consciousness, machine learning, measurements, and database...

Download PDF file
  • EP ID EP23814
  • DOI http://doi.org/10.22214/ijraset.2017.4107
  • Views 267
  • Downloads 6

How To Cite

Chandrabose. J, M. Ravikumar (2017). Area Delay Power Efficient Carry Select Adder for Modern Signal Processors. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23814