Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters

Abstract

Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flip-flops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.

Authors and Affiliations

Balakrishna Konda| M.Tech Embedded Systems Sri Vasavi Engineering College Tadepalligudem, West Godavari District. Andhra Pradesh, India, Subbarao Madasu| Assistant Professor, Department of ECE Sri Vasavi Engineering College Tadepalligudem, West Godavari District Andhra Pradesh, India

Keywords

Related Articles

Linear Predictive Vocoder

The paper discusses linear predictive coder and decoder for speech signals. The basic idea behind linear predictive analysis is that a speech sample can be approximated as a linear combination of past speech samples. The...

Single Band Helical Antenna in Axial Mode

Helical antennas have been widely used in a various useful applications, due to their low weight and low profile conformability, easy and cheap realization. Radiation properties of this antenna are examined both theo...

Wireless Human Detection with Latitude and Longitude Values by RF Control Robot

In this paper we report on the outcomes of a research and demonstration project on human intrusion detection in a large secure space using a wireless sensor network. This project has been.(with expertise in areas such...

Conversion of an 8-bit to a 16-bit Soft-core RISC Processor

The demand for 8-bit processors nowadays is still going strong despite efforts by manufacturers in producing higher end microcontroller solutions to the mass market. Low-end processor offers a simple, low-cost and fast s...

Construction Of 3phase Sine Waves Using Digital Technique

Abstract—All the real world parameters such as temperature, pressure etc., are analog in nature, In order to control these physical parameters using computers, which are digital in nature, high speed signal processing bo...

Download PDF file
  • EP ID EP8328
  • DOI -
  • Views 400
  • Downloads 22

How To Cite

Balakrishna Konda, Subbarao Madasu (2012). Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters. International Journal of Electronics Communication and Computer Technology, 2(6), 312-316. https://europub.co.uk/articles/-A-8328