Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 6
Abstract
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flip-flops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.
Authors and Affiliations
Balakrishna Konda| M.Tech Embedded Systems Sri Vasavi Engineering College Tadepalligudem, West Godavari District. Andhra Pradesh, India, Subbarao Madasu| Assistant Professor, Department of ECE Sri Vasavi Engineering College Tadepalligudem, West Godavari District Andhra Pradesh, India
Keywords
Related Articles
- EP ID EP8328
- DOI -
- Views 349
- Downloads 22
40Gbps WDM RoF PON System Based on OFDM
In this paper, an effort is made to analyze the integration of direct detection optical orthogonal frequency division multiplexing (DDO-OFDM) with wavelength division multiplexing (WDM) to reach high data rates of 40...
Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique
In communication systems, specifically wireless mobile communication applications, Size and Speed are dominant factors while meeting the performance requirements. Turbo codes play an important role in such practical app...
Construction Of 3phase Sine Waves Using Digital Technique
Abstract—All the real world parameters such as temperature, pressure etc., are analog in nature, In order to control these physical parameters using computers, which are digital in nature, high speed signal processing bo...
Medical image Feature Extraction: A Survey
This paper reviews feature extraction methods as it relates to medical image processing. Centrality of feature extraction stage in image processing cannot be over-emphasized. Advancements in medical image processing has...
Multicast Multi-path Routing Technology in Mobile ADHOC Networks Improving Power Efficiency
The proposal of this paper presents a measurement-based routing algorithm to load balance intra domain traffic along multiple paths for multiple multicast sources. Multiple paths are established using application-layer o...