Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters

Abstract

Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycles in the conventional multipliers. This multiplication of partial products by considering two series inputs among which one is starting from LSB the other from MSB. Using this feed sequence and accumulation technique it takes only n cycle to complete the partial products. It achieves high bit sampling rate by replacing conventional full adder and highest 5:3 counters. Here asynchronous 1’s counter is presented. This counter takes critical path is limited to only an AND gate and D flip-flops. Accumulation is integral part of serial multiplier design. 1’s counter is used to count the number of ones at the end of the nth iteration in each counter produces. The implemented multipliers consist of a serial-serial data accumulator module and carry save adder that occupies less silicon area than the full carry save adder. In this paper we implemented model address for the 8bit 2’s complement implementing the Baugh-wooley algorithm and unsigned multiplication implementing the architecture for 8×8 Serial-Serial unsigned multiplication.

Authors and Affiliations

Balakrishna Konda| M.Tech Embedded Systems Sri Vasavi Engineering College Tadepalligudem, West Godavari District. Andhra Pradesh, India, Subbarao Madasu| Assistant Professor, Department of ECE Sri Vasavi Engineering College Tadepalligudem, West Godavari District Andhra Pradesh, India

Keywords

Related Articles

Simulation in Wireless Sensor Networks

Simulation tools for wireless sensor networks are increasingly being used to study sensor webs and to test new applications and protocols in this evolving research field. There is always an overriding concern when using...

User perception towards Open Source Operating Systems with special reference to GNU/Linux

It is almost twenty years after GNU/Linux has been overblown. Still the market figures of Linux use are at very abysmal levels. In spite of the maturity and adoption, Linux is still remained as a second hand option for m...

Sclera Feature Extraction for Personal Authentication

This paper presents sclera-based biometric recognition. The vessel patterns in sclera are different for every individual and this can be used to identify a person uniquely. In this analysis , we are using sobal filter...

Digitally Programmable Floating Impedance Multiplier using DVCC

A novel digitally programmable floating impedance multiplier is presented. It is realized using differential voltage current conveyor and a digital control module. Digitally programmable floating impedance multipliers...

A Mathematical Approach towards Mitigating the Effects of Wormhole Attack

Mobile Ad-hoc or spontaneous wireless networks are threatened by a powerful attack known as the wormhole attack. The wormhole attack is very powerful and preventing the attack has proven to be difficult. A strategic plac...

Download PDF file
  • EP ID EP8328
  • DOI -
  • Views 374
  • Downloads 22

How To Cite

Balakrishna Konda, Subbarao Madasu (2012). Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters. International Journal of Electronics Communication and Computer Technology, 2(6), 312-316. https://europub.co.uk/articles/-A-8328