A 0.18?m and 2GHz CMOS Differential Low Noise Amplifier
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 4
Abstract
We have proposed a 2 GHz CMOS Differential Low Noise Amplifier (LNA) for wireless receiver system. The LNA is fabricated with the 0.18 ?m standard CMOS process. Cadence design tool Spectre_RF is used to design and simulation based on resistors, inductors, capacitors and transistors. Power constrained methodology is used for the design of Differential Low Noise Amplifier. Consuming 9mA current at 1.8V supply voltage, the proposed LNA exhibits a power gain of 15.87 dB, noise Figure (NF) of 2.4 dB, S11 of -9.842 dB and S12 of -42.86dB. The input IP3 (IIP3) at 2 GHz is -2.86127 dBm, and consumes 16.2 mW of power.
Authors and Affiliations
Somesh kumar| Research scholar, Department of Electronics and Communication Thapar University, Patiala, India, Kuldeepak| Research scholar, Department of Electrical and Electronics Y.M.A.C University of Science & Technology Faridabad, India
Design Of Digital FIR Filter Using LUT Based Multiplier
In FPGA design the implementation fir filters for DSP applications place an important role. The FPGA area is mainly decided by the number of LUT’s occupied. Hence for any design if the optimisation for the area is car...
Bandwidth Enhancement of Probe Fed Microstrip Patch Antenna
Microstrip patch antenna becomes very popular day by day because of its ease of analysis and fabrication, low cost, light weight, easy to feed and their attractive radiation characteristics. Although patch antenna ha...
An Efficient Technique of Image Clustering using Limited Devices
Data mining technique provides several facilities to facilitate several tasks related with large amount of data. Among these tasks the very common ones are association rule mining, classification and clustering. Clusteri...
Wireless Human Detection with Latitude and Longitude Values by RF Control Robot
In this paper we report on the outcomes of a research and demonstration project on human intrusion detection in a large secure space using a wireless sensor network. This project has been.(with expertise in areas such...
ESD Protected Bandgap Reference Voltage Chip
Bandgap Reference voltage chip is implemented in 0.25?m CMOS technology with ESD protection. This chip can be designed by using a layout tool micro wind 3.1.7 version. The chip circuit generates a reference voltage of 1....