Design Of Digital FIR Filter Using LUT Based Multiplier
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 5
Abstract
In FPGA design the implementation fir filters for DSP applications place an important role. The FPGA area is mainly decided by the number of LUT’s occupied. Hence for any design if the optimisation for the area is carried out for LUT’s, then delay will also reduce. To optimize filters using LUT’s for memory based multiplications, four basic techniques are used from which the combination of two techniques i.e., APC and OMS gave better optimization results. Further if Distributed Arithmetic (DA) technique is utilised for the filter design approach. Then an efficient area implementation can be achieved. In this paper L=2 to 8 bit width based filters are designed and synthesised using Xilinx ISE 10.1i. Nearly 40% area improvement is achieved for approximately same delay.
Authors and Affiliations
Mallela Umamaheswari| M.Tech (VLSI) Student, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur, J Ravi| Associative Professor, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur
Keywords
Related Articles
- EP ID EP8363
- DOI -
- Views 363
- Downloads 24
VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit
This paper investigates methods of implementing binary multiplication with the smallest possible latency. A probabilistic estimation bias (PEB) circuit for a fixed-width two’s complement Booth multiplier is proposed for...
An Efficient Technique of Image Clustering using Limited Devices
Data mining technique provides several facilities to facilitate several tasks related with large amount of data. Among these tasks the very common ones are association rule mining, classification and clustering. Clusteri...
Dominion- An Introductory Concept of Access Control Between Valuable Assets and Mobile Device
At present methods for providing conditional access to restricted resources and applications for permitting personnel, such as military members, government agencies, or first-responders are not available. The conditional...
Advanced Level Cyclic Gray Codes with Application
The objective of this paper is to generate the advanced level cyclic gray codes. The Gray code, also known as cyclic. Gray is a binary numeral system where two successive values differ in only one bit. The binary gray...
40Gbps WDM RoF PON System Based on OFDM
In this paper, an effort is made to analyze the integration of direct detection optical orthogonal frequency division multiplexing (DDO-OFDM) with wavelength division multiplexing (WDM) to reach high data rates of 40...