Design Of Digital FIR Filter Using LUT Based Multiplier
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 5
Abstract
In FPGA design the implementation fir filters for DSP applications place an important role. The FPGA area is mainly decided by the number of LUT’s occupied. Hence for any design if the optimisation for the area is carried out for LUT’s, then delay will also reduce. To optimize filters using LUT’s for memory based multiplications, four basic techniques are used from which the combination of two techniques i.e., APC and OMS gave better optimization results. Further if Distributed Arithmetic (DA) technique is utilised for the filter design approach. Then an efficient area implementation can be achieved. In this paper L=2 to 8 bit width based filters are designed and synthesised using Xilinx ISE 10.1i. Nearly 40% area improvement is achieved for approximately same delay.
Authors and Affiliations
Mallela Umamaheswari| M.Tech (VLSI) Student, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur, J Ravi| Associative Professor, ECE Department Sri Krishna devaraya Engineering College Gooty, Ananthapur
Keywords
Related Articles
- EP ID EP8363
- DOI -
- Views 372
- Downloads 24
Dielectric Superstrate Thickness Varying on the Characteristics of Square Patch Antenna
This paper focused on the coaxial probe fed square patch microstrip antenna characteristics have been studied with and without dielectric Superstrates. The dielectric constant of the substrate and Superstrate material is...
Construction Of 3phase Sine Waves Using Digital Technique
Abstract—All the real world parameters such as temperature, pressure etc., are analog in nature, In order to control these physical parameters using computers, which are digital in nature, high speed signal processing bo...
Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique
In communication systems, specifically wireless mobile communication applications, Size and Speed are dominant factors while meeting the performance requirements. Turbo codes play an important role in such practical app...
A III-V Group Tunnel FETs with Good Switching Characteristics and their Circuit Performance
This paper explores suitable materials for tunnel FETs (TFETs) which have good switching characteristics. In all device simulations, total body of TFET is made up of group III-V and IV materials are simulated. Proposed I...
A Framework for Reconfiguration of Network in case of Link Failure using Compromised Secure Path Algorithm
In wireless networks balancing the use of power and maintaining the reliable communication is a really very challenging job. Today’s sensor networks make use of radio data links for communication. Energy consumed by the...