Area Optimized Radix-2 8-Bit Reversible Booth Multiplier

Abstract

Reversible logic attains the attraction of researchers in the last decade mainly due to low-power dissipation and area efficient. Designers „endeavours are thus continuing in creating complete reversible circuits consisting of reversible gates. This paper presents a design methodology for the realization of 8 bit Booth‟s multiplier in reversible mode. Booth‟s multiplier is considered as one of the fastest multipliers in literature have shown an efficient design methodology in reversible paradigm. The proposed architecture is capable of performing both signed and unsigned multiplication of two operands without having any feedbacks, whereas existing multipliers in reversible mode consider loop which is strictly prohibited in reversible logic design. This paper of 8x8 reversible Radix-2 Booth‟s Multiplier is designed in VHDL and synthesised and simulated in ALTERA QUATRUS –II 9.1. From the results have shown that the proposed design used 140 Combinational ALUTs and operating with 43.64MHz frequency.

Authors and Affiliations

K. Swapna, A. krishna Mohan

Keywords

.

Related Articles

Experimental Study of Mechanical Properties and Drilling Properties of Glass Fibre Composite

The use of glass fiber polymer composite materials are on the rise due to their special properties like high specific strength and stiffness, excellent corrosion resistant, high damping, low thermal expansion high factor...

Laplace Analysis of Periodic Heat and Mass Transport on a Parabolic Started Surface immersed in Darcian Porous Regime

An analysis of periodic heat and mass transport of unsteady hydromagnetic flow past a parabolic started motion of the infinite vertical plate immersed in Darcian porous regime in presence of a first order chemical reacti...

Highly Deformable Energy-Dissipating Reinforced Concrete Elements in Seismic Design of Reinforced Concrete Structures

Incorporating scrap tyre rubber particles as partial replacement for aggregates has been found to produce concrete with improved ductility, deformability and damping which are desired characteristics of a viable material...

Stability Fault analysis in Sub-threshold SRAM using Wavelet transform

Designing and testing robust SRAM memory for sub threshold systems is extremely challenging because of the reduced voltage margin and are highly sensitive to physical defects. Because of the unique architecture of sub-th...

Analysis of Pseudo-range Measurements Observed in NavIC Receiver

The Indian Regional Navigation Satellite System (IRNSS), also known as NavIC- Navigation with Indian Constellation provides real time positioning and timing services. The NavIC receivers are placed in different regions....

Download PDF file
  • EP ID EP392510
  • DOI 10.9790/9622-0710016570.
  • Views 79
  • Downloads 0

How To Cite

K. Swapna, A. krishna Mohan (2017). Area Optimized Radix-2 8-Bit Reversible Booth Multiplier. International Journal of engineering Research and Applications, 7(10), 65-70. https://europub.co.uk/articles/-A-392510