Area reduction in CSLA with efficient delay management

Abstract

Adders play a key role in the arithmetic processors. There are many ways to design an adder. The major disadvantage of digital adders are that its speed is limited due to delay occurred in carry propagation. Carry select adder (CSLA) is one of the fastest adders used in many computational systems to improve the carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. But the area of CSLA increases with the use of dual RCAs. A CSLA with Binary to Excees-1 Converter (BEC) is designed to reduce the area of the CSLA, but the delay over head is increasing. To further decrease the area and to keep the delay constant or equal as basic CSLA, an add one circuit can be used to design a CSLA. This work proposes the design of 8-bit, 16- bit, 32-bit, 64-bit and 128-bit square root CSLA (SQRT CSLA) using BEC with significant reduction in area.

Authors and Affiliations

Ch Gayatri| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram , gayifine148@gmail.com, Mtech (VLSI)| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram ,, D Naveen| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram ,naveen4u@hotmail.com

Keywords

Related Articles

Low Frequency Modular Multilevel Converter Topology for Improved Dynamic Performance of Variable-Speed AC Drives

This venture shows a control conspire for the particular multilevel converter (MMC) to drive a variable-speed air conditioning machine, particularly concentrating on enhancing dynamic execution. Hypothetically, the v...

We research a novel plan of online multi-modal distance metric learning (OMDML), which investigates a brought together two-level web based learning plan: (i) it figures out how to streamline a separation metric on ev...

Novel DTC-SVM for an Adjustable Speed Sensorless Induction Motor Drive

This paper presents, the direct torque control (DTC) based space vector modulation (SVM) for an adjustable speed sensorless induction motor (IM) drive. This proposed system will give a clear study about DTC and SVM a...

An Improved Cost Estimation in Software Project Development Using Neural Networks and COCOMOII model

An sympathetic of quality aspects is relevant for the software association to deliver high software dependability. An empirical consideration of metrics to prophesy the quality attributes is basic in order to acquire...

Hybrid Source Based Transformer Coupled Bidirectional Dc-Dc Converter for Domestic Applications

Hybrid power system can be utilized to decrease energy storage necessities. There is expanding interest for the utilization of exchange or sustainable power sources to accomplish perfect and ease power for Residential...

Download PDF file
  • EP ID EP16261
  • DOI -
  • Views 378
  • Downloads 19

How To Cite

Ch Gayatri, Mtech (VLSI), D Naveen (2014). Area reduction in CSLA with efficient delay management. International Journal of Science Engineering and Advance Technology, 2(2), 79-86. https://europub.co.uk/articles/-A-16261