Area reduction in CSLA with efficient delay management

Abstract

Adders play a key role in the arithmetic processors. There are many ways to design an adder. The major disadvantage of digital adders are that its speed is limited due to delay occurred in carry propagation. Carry select adder (CSLA) is one of the fastest adders used in many computational systems to improve the carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. But the area of CSLA increases with the use of dual RCAs. A CSLA with Binary to Excees-1 Converter (BEC) is designed to reduce the area of the CSLA, but the delay over head is increasing. To further decrease the area and to keep the delay constant or equal as basic CSLA, an add one circuit can be used to design a CSLA. This work proposes the design of 8-bit, 16- bit, 32-bit, 64-bit and 128-bit square root CSLA (SQRT CSLA) using BEC with significant reduction in area.

Authors and Affiliations

Ch Gayatri| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram , gayifine148@gmail.com, Mtech (VLSI)| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram ,, D Naveen| Avant I institute of engineering & technology, Asst. prof..Avanthi institute of engineering & technology, Tagarapulasa, vizianagaram ,naveen4u@hotmail.com

Keywords

Related Articles

Providing Best Quality Of Video Streaming Using Ames Method

In wireless networks(mobile networks) the wireless link capacity cannot be stable with the demand of traffic over the networks. Due to the gap between the traffic demand and the link capacity it results in poor servic...

Design of Smart Grid Using Interactive Home Automation and Security Based on Raspberry Pi Micro-Controller

Computerized innovation that takes into consideration two ways correspondence between the utility and its clients, and the detecting along the Transmission lines is the thing that makes the Grid Smart. Like the Intern...

Thermal Analysis Of A Gas Turbine Rotor Blade

A turbine rotor blade is the individual component which makes up the turbine section of a gas turbine. The blades are responsible for extracting energy from the high temperature, high pressure gas produced by the com...

A Study on properties of Coconut Oil and shells, an alternative to Regular Aggregate in Concrete

"Sustainable" is being to a great degree fundamental around the globe. The example goes past the demonstration of configuration and construction, since the recognition with the present people is a critical variable f...

Dissecting Malicious Word, PDF Documents

Internet and computers are now a part of our daily routine life. With the development of network and information technology, E-mail has became increasingly popular and the society’s indispensable need. However, vir...

Download PDF file
  • EP ID EP16261
  • DOI -
  • Views 381
  • Downloads 19

How To Cite

Ch Gayatri, Mtech (VLSI), D Naveen (2014). Area reduction in CSLA with efficient delay management. International Journal of Science Engineering and Advance Technology, 2(2), 79-86. https://europub.co.uk/articles/-A-16261