Bit Error Probability for Wireless Communication by using A Two Level FH-CDMA scheme over Fading Channel
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
here mainly discussing ‘two-level’ frequency hopping code division multiple –access(FH-CDMA) scheme for wireless communication systems and this scheme provides flexibility in the selection of modulation codes and FH patterns. By partitioning the modulation codes, our two-level scheme can be modified to support more possible users without increasing the number of FH patterns. The performance and spectral efficiency (SE) of the scheme are analyzed. And results shows that bit error probability for A two level FH-CDMA scheme over fading channels that is AWGN, Rayleigh and Rician channels
Authors and Affiliations
Y Venkatadri, , K Yogaprasad,
ENHANCED TECHNIQUE FOR SECURED AND RELIABLE WATERMARKING USING MFHWT
A general watermarking techniques are used for copy right protection. In this watermarking scheme should achieve the features of robustness and imperceptibility. This paper represents the watermarking algorithm in the DW...
A Novel Approach for Iris Recognition
The iris has been proposed as a reliable means of biometric identification. The importance of the iris as a unique identifier is predicated on the assumption that the iris is stable throughout a person’s life. Also...
A New Approach of Region Descriptor in content based image compression in medical applications
In this article the goal is to state a new algorithm demarcating regions and definer of regions in image processing applications. The study domain of this algorithm is the images derived from radiology in medical...
Development and Applications of Line Following Robot Based Health Care Management System
This paper report describes the techniques for analyzing, designing, controlling and improving the health care management system. A line following robot carrying medicine has been designed for providing the medicine to t...
Design and Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor using IEEE 754-2008 format. In this paper we describe an efficient implementation of an IEEE 754 single precision Standard f...