CASE STUDY OF EXPLICIT AND IMPLICIT PULSED FLIP FLOPS WITH CONDITIONAL PULSE ENHANCEMENT MECHANISM
Journal Title: ICTACT Journal on Microelectronics - Year 2015, Vol 1, Issue 3
Abstract
In this paper a study of power efficient pulse triggered flip flops was conducted by adopting a pulse control scheme (PCS), named conditional pulse enhancement. The conditional pulse enhancement scheme consists of a simple pass transistor ‘AND’ gate design and a pull up ‘pMOS’. This set up reduces circuit complexity and removes the pulse generation control logic from the critical path, which facilitate a faster discharge operation as well as improvise the discharge speed conditionally. In this project, the effect of conditional pulse enhancement scheme on the power as well as performance of conventional flip flop such as ep-DCO, ep-CDFF, ip-DCO, are analyzed. The performance analysis was carried out by adopting 180nm CMOS technology. The simulation results reveal that implicit flip flops with conditional pulse enhancement scheme outperforms the conventional flip flops in terms of power and timing characteristics
Authors and Affiliations
Thara Sebastian, Aravindhan A
Keywords
Related Articles
- EP ID EP198067
- DOI 10.21917/ijme.2015.0020
- Views 135
- Downloads 0
PERFORMANCE ANALYSIS OF NoC ROUTING ALGORITHMS FOR 5 × 5 MESH BASED SoC
Over the years, semiconductor industry has undergone a rapid evolution which urges the SoCs to become communication-centric. For efficient on-chip communication, high performance routers are used. System on chip is an ad...
WHALE OPTIMIZED PID CONTROLLERS FOR LFC OF TWO AREA INTERCONNECTED THERMAL POWER PLANTS
This paper elaborates the application of new nature inspired algorithm; ‘Whale Optimization Algorithm (WOA)’ in load frequency control of two area interconnected non-reheat thermal power plants. Two number of PID control...
DESIGN AND ANALYSIS OF PERFORATED SI-DIAPHRAGM BASED MEMS PRESSURE SENSOR FOR ENVIRONMENTAL APPLICATIONS
The design is advanced which is an intelligent of calculating the output responses of perforated Si-diaphragm pressure sensor as a behavior of pressure and which compare them to piezoresistive Si-diaphragm. The systemati...
LOW POWER RF SINGLE BALANCED MIXER WITH HIGH CONVERSION GAIN FOR ISM BAND APPLICATIONS
This paper involves the design and simulation of a single balanced down conversion mixer from a Gilbert cell mixer using a source degeneration inductor and folded structure in 65nm CMOS Technology. The proposed single ba...
VLSI IMPLEMENTATION OF HIGH SPEED AREA EFFICIENT ARITHMETIC UNIT USING VEDIC MATHEMATICS
High speed Arithmetic Units (AUs) are widely used in architectures used in signal and image processing applications. AUs involve multi-functions and have multiplier as the critical element. In this paper, we present desi...