Comparison and performance analysis of VLSI adders using 22nm Technology

Abstract

Speed, power and chip area are the most important goal of the current nano meter technology, so it is very important to design and implement new VLSI circuits. Here we design and compare the various CMOS adders with less number of transistors used. The adders designed are simulated using Ptm22nm technology and simulated by Hspice software. In this paper, we survey various designs of low-power full-adder cells from conventional CMOS. And further describe simulation experiments that compare the simulated full-adder cells. Using the experiments we simulate all combinations of input transitions and measured power and corresponding delay. The simulation results show advantages as well as the disadvantages of the various cell designs.

Authors and Affiliations

Namachivayam S, Rajendiran P, M. E.

Keywords

Related Articles

A Comparitive Study of Cloud Computing Models for Academic Environment

Cloud computing is becoming main computing paradigm. The use of cloud computing has been increased exponentially. It has various characteristics and advantages of on-demand computing, shared infrastructure, pay-per-u...

Cooperative Caching in Wireless P2P Networks: Design, Implementation and Evaluation

In this paper proposing cooperative cache can improve the system performance in wireless P2P networks such as ad hoc networks and mesh networks. However, all these studies are at a very high level, leaving many design...

Windows, Linux and Mac Operating system Booting Process: a Comparative Study

This paper presents a comparative study of Booting Paradigm of Windows, Linux and Mac, the three popular operating systems. Booting process is the essential and first step perform by the OS after this process executio...

Location Fixing by 3 DF Stations using Triangulation Method

One of the most important requirements placed on EW (Electronic Warfare) systems is the location of threat emitters. The paper deals with the location of an object at unknown position, on which bearings are taken fro...

Face Recognition Performance Improvement by Decomposition of Local Features using Discrete Wavelet Transforms

This paper proposes a novel method of face recognition using decomposition of local features using Discrete Wavelet Transforms (DWT). The impulse for the proposed idea is with the fact that histograms DC constituent...

Download PDF file
  • EP ID EP27921
  • DOI -
  • Views 267
  • Downloads 0

How To Cite

Namachivayam S, Rajendiran P, M. E. (2014). Comparison and performance analysis of VLSI adders using 22nm Technology. International Journal of Research in Computer and Communication Technology, 2(4), -. https://europub.co.uk/articles/-A-27921