Comparison and performance analysis of VLSI adders using 22nm Technology

Abstract

Speed, power and chip area are the most important goal of the current nano meter technology, so it is very important to design and implement new VLSI circuits. Here we design and compare the various CMOS adders with less number of transistors used. The adders designed are simulated using Ptm22nm technology and simulated by Hspice software. In this paper, we survey various designs of low-power full-adder cells from conventional CMOS. And further describe simulation experiments that compare the simulated full-adder cells. Using the experiments we simulate all combinations of input transitions and measured power and corresponding delay. The simulation results show advantages as well as the disadvantages of the various cell designs.

Authors and Affiliations

Namachivayam S, Rajendiran P, M. E.

Keywords

Related Articles

Generalization Algorithm For Prevent Inference Attacks In Social Network Data

Online social networking has become one of the most popular activities on the web. Online social networks (OS Ns), such as Facebook, are increasingly utilized by many people. OS Ns allow users to control and customiz...

Construction of Covert Channel Using Data Hiding Mechanism In Ipv4

Covert channel is a way of abstracting the information and hiding the information, in such a way that the reader should not analyse the hidden information and transmit the data to the destination. The covert techniqu...

Performance of Different Bow Tie Antennas In Fresh Water

In this paper, the performance of a different microstrip fed bow tie antennas in water is studied. The antennas are designed and simulated using the simulator tool HFSS (High Frequency Structure Simulator). The antenna...

Design of Built-in Self-Repair Strategy with Selectable Redundancy for Embedded SRAM

The main strategy of this project is to design a fault diagnoses system for detection and repair of any permanent failures or faults in the embedded read only memories. Built-In Self-Repair (BISR) with redundancy is...

Homomorphic Token and Distributed Erasure-Code for cloud

Cloud users store their data in the cloud environment which is privileged by the service provider. Cloud users can access their cloud storage. Here we propose a flexible distributed storage integrity auditing mechani...

Download PDF file
  • EP ID EP27921
  • DOI -
  • Views 263
  • Downloads 0

How To Cite

Namachivayam S, Rajendiran P, M. E. (2014). Comparison and performance analysis of VLSI adders using 22nm Technology. International Journal of Research in Computer and Communication Technology, 2(4), -. https://europub.co.uk/articles/-A-27921