COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM

Journal Title: Engineering Heritage Journal (GWK) - Year 2018, Vol 2, Issue 2

Abstract

The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization. In this paper we have proposed an integrated algorithm for instruction scheduling and register allocation and implemented it for compiler optimization in machine description in trimaran infrastructure for exploitation of Instruction level parallelism. Our implementation in trimaran infrastructure shows that our scheduler reduces the number of active live ranges dealt with linear scan allocator. As a result only few spills were needed and the quality of the code generated was improved. For our experiments we used 20 benchmarks available with trimaran infrastructure for HPL-PD architecture. We compare some of these results with results obtained by Haijing Tang et al (2013) performed by LLVM compiler on MIPS architecture. For our experimental work we added machine description (MDES) targeted to HL-PD architecture. The implemented algorithm is based on subgraph isomorphism. The input program is represented in the form of directed acyclic graph (DAG). The vertices of the DAG represent the instructions, input and output operands of the program, while the edges represent dependencies among the instructions.

Authors and Affiliations

Rajendra Kumar

Keywords

Related Articles

Comparison Method of Odour Impact Evaluation Using CALPUFF Dispersion Modeling and on-site Odour Monitoring

Until now, the suitable types of odour assessment technology in Malaysia still cannot be found and at the same time, there is no odour regulation concerning the specific odour parameter stated in the Environmental Qualit...

NONLINEAR CONTROL STRATEGIES AND PLANNING FOR UNDERACTUATED OVERHEAD CRANES

Underactuated overhead cranes play an important role in engineering and construction, which also make nonlinear control strategies and planning on this basis become the current focus of academic research. Based on schola...

Biomass as Packing Material for Biofiltration of Gaseous Streams

Biofiltration has quickly become an effective choice for treating odorous air streams as well as air emissions because of the improving reliability of these systems and also because of its reputation as a type of green t...

CAVITY DETECTION UNDER RE-ENFORCED CONCRETE FLOOR USING GROUND PENETRATION RADAR

Voids underlying engineering re-enforced ground floor could be hazardous and may hinder proposed project objectives, if not adequately detected. Ground penetration radar is non-penetrative and non-destructive technique t...

Significant Factors of Key Parameters for Low Medium Cost Housing Demand in Malaysia

Housing is one of the basic needs for human being. In Malaysia, there are most low cost and low medium cost houses being constructed due to high demand which in line with the fourth strategic objective outlined in the 10...

Download PDF file
  • EP ID EP401896
  • DOI 10.26480/gwk.01.2018.04.08
  • Views 65
  • Downloads 0

How To Cite

Rajendra Kumar (2018). COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM. Engineering Heritage Journal (GWK), 2(2), 4-8. https://europub.co.uk/articles/-A-401896