COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM

Journal Title: Engineering Heritage Journal (GWK) - Year 2018, Vol 2, Issue 2

Abstract

The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization. In this paper we have proposed an integrated algorithm for instruction scheduling and register allocation and implemented it for compiler optimization in machine description in trimaran infrastructure for exploitation of Instruction level parallelism. Our implementation in trimaran infrastructure shows that our scheduler reduces the number of active live ranges dealt with linear scan allocator. As a result only few spills were needed and the quality of the code generated was improved. For our experiments we used 20 benchmarks available with trimaran infrastructure for HPL-PD architecture. We compare some of these results with results obtained by Haijing Tang et al (2013) performed by LLVM compiler on MIPS architecture. For our experimental work we added machine description (MDES) targeted to HL-PD architecture. The implemented algorithm is based on subgraph isomorphism. The input program is represented in the form of directed acyclic graph (DAG). The vertices of the DAG represent the instructions, input and output operands of the program, while the edges represent dependencies among the instructions.

Authors and Affiliations

Rajendra Kumar

Keywords

Related Articles

FINITE ELEMENT ANALYSIS ON LATERAL TORSIONAL BUCKLING BEHAVIOUR OF I-BEAM WITH WEB OPENING

Lateral torsional buckling may occur in an unrestrained beam. A beam is considered to be unrestrained when its compression flange is free to laterally rotate and laterally displace. In this paper, the finite element anal...

Comparison Method of Odour Impact Evaluation Using CALPUFF Dispersion Modeling and on-site Odour Monitoring

Until now, the suitable types of odour assessment technology in Malaysia still cannot be found and at the same time, there is no odour regulation concerning the specific odour parameter stated in the Environmental Qualit...

PARAMETRIC ARCHITECTURAL DESIGN BASED ON OPTIMIZATION ALGORITHM

As a widely applied method in many fields, parametric design is now finally exerting influences on architectural industry with the rapid development of Internet technology. For this reason, parametric architectural desig...

VALIDATION OF MICROSCOPIC DYNAMICS OF GROUPING PEDESTRIANS BEHAVIOR: FROM OBSERVATION TO MODELING AND SIMULATION

The aim of this paper is to highlight the role of computer-based study in modeling and simulating the dynamical behavior of pedestrians grouping behavior or a phenomenon of pedestrians walk in group due to social ties. F...

Behaviour of the Beam to Column Connection for Tapered Steel Section with Perforation

Connections are joints or nodes which are used to joint elements of a structure at a point such that forces can be transferred between them safely. Tapered steel section with perforation is normally used in construction...

Download PDF file
  • EP ID EP401896
  • DOI 10.26480/gwk.01.2018.04.08
  • Views 51
  • Downloads 0

How To Cite

Rajendra Kumar (2018). COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM. Engineering Heritage Journal (GWK), 2(2), 4-8. https://europub.co.uk/articles/-A-401896