Conversion of an 8-bit to a 16-bit Soft-core RISC Processor
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 2
Abstract
The demand for 8-bit processors nowadays is still going strong despite efforts by manufacturers in producing higher end microcontroller solutions to the mass market. Low-end processor offers a simple, low-cost and fast solution especially on I/O applications development in embedded system. However, due to architectural constraint, complex calculation could not be performed efficiently on 8-bit processor. This paper presents the conversion method from an 8-bit to a 16-bit Reduced Instruction Set Computer (RISC) processor in a soft-core reconfigurable platform in order to extend its capability in handling larger data sets thus enabling intensive calculations process. While the conversion expands the data bus width to 16-bit, it also maintained the simple architecture design of an 8-bit processor. The expansion also provides more room for improvement to the processor’s performance. The modified architecture is successfully simulated in CPUSim together with its new instruction set architecture (ISA). Xilinx Virtex-6 platform is utilized to execute and verified the architecture. Results show that the modified 16-bit RISC architecture only required 17% more register slice on Field Programmable Gate Array (FPGA) implementation which is a slight increase compared to the original 8-bit RISC architecture. A test program containing instruction sets that handle 16-bit data are also simulated and verified. As the 16-bit architecture is described as a soft-core, further modifications could be performed in order to customize the architecture to suit any specific applications.
Authors and Affiliations
Ahmad Jamal Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Sani Irwan Md Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Nur Raihana Samsudin| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Yewguan Soo| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia
Keywords
Related Articles
- EP ID EP8346
- DOI -
- Views 334
- Downloads 23
Parasitic Microstrip Patch Antenna with Enhanced Bandwidth
This paper presents the design and simulation of parasitic microstrip patch antenna with enhanced bandwidth. The microstrip patch antenna becomes very popular day by day because of its ease of analysis low cost, light we...
Reliable Buffer less Video Streaming
Peer-to-Peer (P2P) overlays offer a promising approach to stream live video from a single source to a large number of receivers (or peers) over the Internet without any special support from the network. This approach is...
Area Efficient and A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
Traditional Serial-Serial multiplier addresses the high data sampling rate. It is effectively considered as the entire partial product matrix with n data sampling cycle for n×n multiplication function instead of 2n cycle...
Improvement of Transmittance Characteristics of 1D Photonic Crystal with Optical Gain Factor under Oblique Incidence for Different Materials
Transmittance of one-dimensional photonic crystal is numerically computed for oblique incidence of electromagnetic wave considering the effect of optical gain factor. Transfer matrix technique is used for calculation,...
ESD Protected Bandgap Reference Voltage Chip
Bandgap Reference voltage chip is implemented in 0.25?m CMOS technology with ESD protection. This chip can be designed by using a layout tool micro wind 3.1.7 version. The chip circuit generates a reference voltage of 1....