Conversion of an 8-bit to a 16-bit Soft-core RISC Processor
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 2
Abstract
The demand for 8-bit processors nowadays is still going strong despite efforts by manufacturers in producing higher end microcontroller solutions to the mass market. Low-end processor offers a simple, low-cost and fast solution especially on I/O applications development in embedded system. However, due to architectural constraint, complex calculation could not be performed efficiently on 8-bit processor. This paper presents the conversion method from an 8-bit to a 16-bit Reduced Instruction Set Computer (RISC) processor in a soft-core reconfigurable platform in order to extend its capability in handling larger data sets thus enabling intensive calculations process. While the conversion expands the data bus width to 16-bit, it also maintained the simple architecture design of an 8-bit processor. The expansion also provides more room for improvement to the processor’s performance. The modified architecture is successfully simulated in CPUSim together with its new instruction set architecture (ISA). Xilinx Virtex-6 platform is utilized to execute and verified the architecture. Results show that the modified 16-bit RISC architecture only required 17% more register slice on Field Programmable Gate Array (FPGA) implementation which is a slight increase compared to the original 8-bit RISC architecture. A test program containing instruction sets that handle 16-bit data are also simulated and verified. As the 16-bit architecture is described as a soft-core, further modifications could be performed in order to customize the architecture to suit any specific applications.
Authors and Affiliations
Ahmad Jamal Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Sani Irwan Md Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Nur Raihana Samsudin| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Yewguan Soo| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia
Keywords
Related Articles
- EP ID EP8346
- DOI -
- Views 380
- Downloads 23
Construction of Rectangular Window Linear Time Verient Filter for Noise Concellation Using FRFT
The Direct sequence spread spectrum concepts are important for achieving better performance of communication systems. The suppression of interference noise present in the spread spectrum communication systems is essentia...
Design and Verification of Serial Peripheral Interface using OVM
The main objective of the work is to design SPI Master Core using Verilog and verify the code using Open Verification Methodology. Serial Peripheral Interface (SPI) is an interface that facilitates the transfer of synchr...
Soft Computing Techniques in Location Determination of Nodes in MANET
Soft Computing (SC) has emerged as an effective candidate to deal with finding the nodes in mobile ad hoc networks (MANETs). Over the past years, location-based routing protocols have been studied extensively MANETs....
Comparison of Fiber Based Dispersion Compensation in RZ and NRZ Data Modulation Formats
In this paper, dispersion compensating fibers are used to compensate for the positive dispersion accumulated over the length of transmission fiber. Pre and post dispersion compensation schemes are employed for dispersion...
A Survey: Feature Extraction Methods for Iris Recognition
The biometrics is the study of physical traits or behavioral characteristics of human include items such as finger prints, face, hand geometry, gait, keystrokes, voice and iris. Among the biometrics, iris has highly accu...