Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations
Journal Title: Elektronika - Year 2015, Vol 19, Issue 1
Abstract
Modern day field programmable gate arrays (FPGAs) have very huge and versatile logic resources resulting in the migration of their application domain from prototype designing to low and medium volume production designing. Unfortunately most of the work pertaining to FPGA implementations does not focus on the technology dependent optimizations that can implement a desired functionality with reduced cost. In this paper we consider the mapping of simple ripple carry fixed-point adders (RCA) on look-up table (LUT) based FPGAs. The objective is to transform the given RCA Boolean network into an optimized circuit netlist that can implement the desired functionality with minimum cost. We particularly focus on 6-input LUTs that are inherent in all the modern day FPGAs. Technology dependent optimizations are carried out to utilize this FPGA primitive efficiently and the result is compared against various adder designs. The implementation targets the XC5VLX30-3FF324 device from Xilinx Virtex-5 FPGA family. The cost of the circuit is expressed in terms of the resources utilized, critical path delay and the amount of on-chip power dissipated. Our implementation results show a reduction in resources usage by at least 50%; increase in speed by at least 10% and reduction in dynamic power dissipation by at least 30%. All this is achieved without any technology independent (architectural) modification.
Authors and Affiliations
Burhan Khurshid, Roohie Naaz
Keywords
Related Articles
- EP ID EP362638
- DOI 10.7251/ELS1519014K
- Views 86
- Downloads 0
Tool-Based Curricula and Visual Learning
In the last twenty years nanotechnology has revolutionized the world of information theory, computers and other important disciplines, such as medicine, where it has contributed significantly in the creation of more soph...
An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
In this paper, an efficient implementation of a 16 bit array hierarchy multiplier using full swing Gate Diffusion Input (GDI) logic is discussed. Hierarchy multiplier is attractive because of its ability to carry the mul...
Exploring the use of Cadence IC in Education
Microelectronics technologies and structures is electronics subfield, related to the study of integrated circuit design and fabrication. To familiarize with this widely applicable area, engineering students should gain p...
A Study of Inverter Drives and Its Ride Through Capabilities in Industrial Applications
In modern industry, majority of the mechanical elements are driven by either induction motors or special motors like servo motors, synchronous motors, BLDC motors. In order to drive the motors and to vary the speed of th...
MEMS mirrors using sub-wavelength High-Contrast-Gratings with asymmetric unit cells
High-contrast gratings (HCG) are ultra-thin elements operating in sub-wavelength regime with the period of the grating smaller than the wavelength and with the high-index grating material fully surrounded by low-index ma...