Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations
Journal Title: Elektronika - Year 2015, Vol 19, Issue 1
Abstract
Modern day field programmable gate arrays (FPGAs) have very huge and versatile logic resources resulting in the migration of their application domain from prototype designing to low and medium volume production designing. Unfortunately most of the work pertaining to FPGA implementations does not focus on the technology dependent optimizations that can implement a desired functionality with reduced cost. In this paper we consider the mapping of simple ripple carry fixed-point adders (RCA) on look-up table (LUT) based FPGAs. The objective is to transform the given RCA Boolean network into an optimized circuit netlist that can implement the desired functionality with minimum cost. We particularly focus on 6-input LUTs that are inherent in all the modern day FPGAs. Technology dependent optimizations are carried out to utilize this FPGA primitive efficiently and the result is compared against various adder designs. The implementation targets the XC5VLX30-3FF324 device from Xilinx Virtex-5 FPGA family. The cost of the circuit is expressed in terms of the resources utilized, critical path delay and the amount of on-chip power dissipated. Our implementation results show a reduction in resources usage by at least 50%; increase in speed by at least 10% and reduction in dynamic power dissipation by at least 30%. All this is achieved without any technology independent (architectural) modification.
Authors and Affiliations
Burhan Khurshid, Roohie Naaz
Keywords
Related Articles
- EP ID EP362638
- DOI 10.7251/ELS1519014K
- Views 60
- Downloads 0
The use of Bayesian Networks in Detecting the States of Ventilation Mills in Power Plants
The main objective of this paper is to present a new method of predictive maintenance which can detect the states of coal grinding mills in thermal power plants using Bayesian networks. Several possible structures of Bay...
Control Strategy for Cascaded Medium - High Voltage STATCOM
Control strategy is researched for cascaded medium high static synchronous compensator to provide synthetic compensation ability of reactive power, harmonics and asymmetric currents. Basing on selective harmonic compensa...
Design of a 1 DOF MEMS motion stage for a parallel plane geometry rheometer
Rotational rheometers are used to measure paste properties, but the test would take too long to be useful for quality control (QC) on the job site. In this paper, a new type of rheometer is proposed based on a one degree...
Single DD-DXCCII based quadrature oscillator with simultaneous current and voltage outputs
In this paper, a versatile quadrature oscillator using single Differential Difference Second Generation Dual-X Current Conveyor (DD-DXCCII) as an active element, two grounded capacitors and three grounded resistors is pr...
Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations
Modern day field programmable gate arrays (FPGAs) have very huge and versatile logic resources resulting in the migration of their application domain from prototype designing to low and medium volume production designing...