Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations
Journal Title: Elektronika - Year 2015, Vol 19, Issue 1
Abstract
Modern day field programmable gate arrays (FPGAs) have very huge and versatile logic resources resulting in the migration of their application domain from prototype designing to low and medium volume production designing. Unfortunately most of the work pertaining to FPGA implementations does not focus on the technology dependent optimizations that can implement a desired functionality with reduced cost. In this paper we consider the mapping of simple ripple carry fixed-point adders (RCA) on look-up table (LUT) based FPGAs. The objective is to transform the given RCA Boolean network into an optimized circuit netlist that can implement the desired functionality with minimum cost. We particularly focus on 6-input LUTs that are inherent in all the modern day FPGAs. Technology dependent optimizations are carried out to utilize this FPGA primitive efficiently and the result is compared against various adder designs. The implementation targets the XC5VLX30-3FF324 device from Xilinx Virtex-5 FPGA family. The cost of the circuit is expressed in terms of the resources utilized, critical path delay and the amount of on-chip power dissipated. Our implementation results show a reduction in resources usage by at least 50%; increase in speed by at least 10% and reduction in dynamic power dissipation by at least 30%. All this is achieved without any technology independent (architectural) modification.
Authors and Affiliations
Burhan Khurshid, Roohie Naaz
Keywords
Related Articles
- EP ID EP362638
- DOI 10.7251/ELS1519014K
- Views 84
- Downloads 0
Energy Efficient Multi-Core Processing
This paper evaluates the present state of the art of energy-efficient embedded processor design techniques and demonstrates, how small, variable-architecture embedded processors may exploit a run-time minimal architectur...
SPICE Modeling and Simulation of a MPPT Algorithm
One among several equally important subsystems of a standalone photovoltaic (PV) system is the circuit for maximum power point tracking (MPPT). There are several algorithms that may be used for it. In this paper we choos...
Technology-Dependent Optimization of FIR Filters based on Carry-Save Multiplier and 4:2 Compressor unit
This work presents an FPGA implementation of FIR filter based on 4:2 compressor and CSA multiplier unit. The hardware realizations presented in this paper are based on the technology-dependent optimization of these indiv...
Vector-Controlled Induction Motor Drive with Minimal Number of Sensors
This paper proposes an improved and robust induction motor drive control method which uses minimal number of sensors, providing only dc-link current measurement as a feedback signal. The proposed dc-link current sampling...
An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
In this paper, an efficient implementation of a 16 bit array hierarchy multiplier using full swing Gate Diffusion Input (GDI) logic is discussed. Hierarchy multiplier is attractive because of its ability to carry the mul...