Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2011, Vol 2, Issue 5
Abstract
The growing demand for high density VLSI circuits and the exponential dependency of the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In this work, a novel Static Random Access Memory (SRAM) Cell is proposed targeting to reduce the overall power requirements, i.e., dynamic and standby power in the existing dual-bit-line architecture. The active power is reduced by reducing the supply voltage when the memory is functional and the standby power is reduced by reducing the gate and sub-threshold leakage currents when the memory is idle. This paper explored an integrated approach at the architecture and circuit level to reduce the leakage power dissipation while maintaining high performance in deep-submicron cache memories. The proposed memory bit-cell makes use of the pMOS pass transistors to lower the gate leakage currents while full-supply body-biasing scheme is used to reduce the sub-threshold leakage currents. To further reduce the leakage current, the stacking effect is used by switching off the stack transistors when the memory is ideal. In comparison to the conventional 6T SRAM bit-cell, the total leakage power is reduced by 50% while the cell is storing data ‘1’ and 46% when data ‘0’ at a very small area penalty. The total active power reduction is achieved by 89% when cell is storing data 0 or 1. The design simulation work was performed on the deep-sub-micron CMOS technology, the 45nm, at 250C with VDD of 0.7V.
Authors and Affiliations
Neeraj Kr. Shukla , R. K. Singh , Manisha Pattanaik
Keywords
Related Articles
- EP ID EP113693
- DOI -
- Views 94
- Downloads 0
An Area-Efficient Carry Select Adder Design by using 180 nm Technology
In this paper, we proposed an area-efficient carry select adder by sharing the common Boolean logic term. After logic simplification and sharing partial circuit, we only need one XOR gate and one inverter gate in each su...
TCP I-Vegas in Mobile-IP Network
Mobile Internet Protocol (Mobile-IP or MIP) provides hosts with the ability to change their point of attachment to the network without compromising their ability to communicate. However, when TCP Vegas is used over a MIP...
Image Edge Detection based on ACO-PSO Algorithm
This survey focuses on the problem of parameters selection in image edge detection by ant colony optimization (ACO) algorithm. By introducing particle swarm optimization (PSO) algorithm to optimize parameters in ACO algo...
Enhanced, Modified and Secured RSA Cryptosystem based on n Prime Numbers and Offline Storage for Medical Data Transmission via Mobile Phone
The transmission of medical data by mobile telephony is an innovation that constitutes the m-health or more generally e-health. This telemedicine handles personal data of patients who deserve to be protected when they ar...
A Survey of IPv6 Deployment
The next-generation Internet protocol (IPv6) was designed to overcome the limitation in IPv4 by using a 128-bit address instead of a 32-bit address. In addition to solving the address the limitations, IPv6 has many impro...