Design and FPGA Implementation of DDR SDRAM Controller

Abstract

Technology is increasing day by day. The world is obsessed with smart phones, laptops and computers. RAM which is used in these devices is the internal memory of CPU for storing data, program and program result. SDRAM or Synchronous Dynamic Random Access Memory is able to work efficiently. It is synchronised with the clock of the processor. The advance version of SDRAM is DDR (Double Data Rate) SDRAM which transfer data on both rising and falling edges of the clock resulting in double data transfer rate. In this paper, DDR SDRAM controller is designed and implemented on FPGA. Transfer rate is 266 M bits/s/pin and clock frequency is 133 MHz This has been done using Verilog HDL on Xilinx ISE 14.2 and finally the controller is targeted to Xilinx Spartan 3E FPGA kit.

Authors and Affiliations

Aadhar Agarwal, Pooja Choudhary, Kalpesh Jain, Chetan Kumhar, Abhiroop Goyal,

Keywords

Related Articles

Data Handling using Oracle Data Guard by the Transfer of Log Sequence.

Oracle Data Guard ensures high availability, data protection, and disaster recovery for enterprise data. Data Guard provides a comprehensive set of services that create, maintain, manage, and monitor one or more standby...

Trust Based Novel Recommendation Regularized with Item Ratings

Recommendation is an opinion given by an analyst to his/her client whether the given stock is worth buying or a particular place is worth visiting or not. They use various projections as a basis for issuing recommendati...

slugComparative Study on Email Spam Classifier Using Feature Selection Techniques

Now a days e-mail is very popular because the way of communication method is very easy and due to these reasons some advertisers and social networks sent messages,for advertising their product,that are unwanted for user...

Aperture Coupled Antenna for Wireless Communication

A planar aperture coupled microstrip antenna has been proposed for WLAN application 2.45 GHz band which can be used for Radio frequency (RF) harvesting. The proposed antenna consists of a two substrate layer of Duroid,...

Performance Evaluation of Effluent Treatment Plant of Dairy Industry in Gwalior (M.P.).

Dairy industries are generally considered to be the largest source of wastewater in many countries. Although they are not commonly associated with severe environmental problems, they must continually consider their envi...

Download PDF file
  • EP ID EP23930
  • DOI http://doi.org/10.22214/ijraset.2017.4224
  • Views 291
  • Downloads 8

How To Cite

Aadhar Agarwal, Pooja Choudhary, Kalpesh Jain, Chetan Kumhar, Abhiroop Goyal, (2017). Design and FPGA Implementation of DDR SDRAM Controller. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23930