Design and FPGA Implementation of DDR SDRAM Controller

Abstract

Technology is increasing day by day. The world is obsessed with smart phones, laptops and computers. RAM which is used in these devices is the internal memory of CPU for storing data, program and program result. SDRAM or Synchronous Dynamic Random Access Memory is able to work efficiently. It is synchronised with the clock of the processor. The advance version of SDRAM is DDR (Double Data Rate) SDRAM which transfer data on both rising and falling edges of the clock resulting in double data transfer rate. In this paper, DDR SDRAM controller is designed and implemented on FPGA. Transfer rate is 266 M bits/s/pin and clock frequency is 133 MHz This has been done using Verilog HDL on Xilinx ISE 14.2 and finally the controller is targeted to Xilinx Spartan 3E FPGA kit.

Authors and Affiliations

Aadhar Agarwal, Pooja Choudhary, Kalpesh Jain, Chetan Kumhar, Abhiroop Goyal,

Keywords

Related Articles

An Application to Secure Android based Devices and Data

The main aim of the project is to improve the security of android based devices using technique like MMS instead of SMS. Nowadays the use of smartphones, tablets and phablet have increased tremendously and there have be...

Feasibility Study on Flexible Building (G+2)

A good design teaching environment requires good utilization of all the space available which can move very often be improved and made some flexible by the incorporation of some type of movable partition wall, day by da...

Excess Thermodynamic Properties and Molecular Interaction in Ternary Systems of Aniline at 303.15K

Densities and viscosities of ternary liquid mixtures of Aniline with two polar solvents viz. Methyl ethyl ketone and N, N-Dimethylformamide and three non-polar solvents viz. benzene, toluene and carbon tetra chloride as...

Characterization and Optimization of CRN Coating on Tool Steel (6559)

The Surface alteration by means of thin film deposition is an main industrial process used to protect base materials against wear, fatigue, corrosion and other surface related damage constarints. Thin hard coatings such...

Ultra-Conductors-The Future of Energy Transmission

The purpose of this paper is to provide the real information about the Ultra-Conductors to improve the transmission capacity of power system. The resistance offered by these conductors is zero or negligible, It means th...

Download PDF file
  • EP ID EP23930
  • DOI http://doi.org/10.22214/ijraset.2017.4224
  • Views 286
  • Downloads 8

How To Cite

Aadhar Agarwal, Pooja Choudhary, Kalpesh Jain, Chetan Kumhar, Abhiroop Goyal, (2017). Design and FPGA Implementation of DDR SDRAM Controller. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23930