Design and Implementation for Multi-Level Cell Flash Memory Storage Systems

Abstract

The flash memory management functions of write coalescing, space management, logical-to-physical mapping, wear leveling, and garbage collection require significant on-going computation and data movement. MLC flash memory also introduces new challenges: (1) Pages in a block must be written sequentially. (2) Information to indicate a page being obsolete cannot be recorded in its spare area. This paper designs an MLC Flash Translation Layer (MFTL) for flash-memory storage systems which takes new constraints of MLC flash memory and access behaviors of file system into consideration. A series of trace driven simulations is conducted to evaluate the performance of the proposed scheme. Our experiment results show that the proposed MFTL outperforms other related works in terms of the number of extra page writes, the number of total block erasures, and the memory requirement for the management.

Authors and Affiliations

Amarnath Gaini , K Vijayalaxmi , Sathish Mothe

Keywords

Related Articles

Comparison Fractal Color Image Compression using YIQ and YUV Color Model

The principle of fractal image coding is that the image converges to a stable image by iterating the contractive transformations on an arbitrary initial image. This algorithm Partition the image into a number of range bl...

Implementation of Location Base Service on Tourism Places in West Nusa Tenggara by using Smartphone

The study is aimed to create an application that can assist users in finding information about tourism places in West Nusa Tenggara, Indonesia. West Nusa Tenggara is one of the provinces in Indonesia and one of the secon...

Bulding XenoBunto Linux Distribution for Teaching and Prototyping Real-Time Operating System

 This paper describes the realization of a new Linux distribution based on Ubuntu Linux and Xenomai Real-Time framework. This realization is motivated by the eminent need of real-time systems in modern computer scie...

Adaptive Return of e-Training (ROT) based on Communication Technology

Persistent economic insecurity and harsh severity actions across the world push businesses either to cut down on training costs or to be very painstaking in choosing a training program that conveys palpable outcomes in a...

Critical Path Reduction of Distributed Arithmetic Based FIR Filter

Operating speed, which is reciprocal of critical path computation time, is one of the prominent design matrices of finite impulse response (FIR) filters. It is largely affected by both, system architecture as well as tec...

Download PDF file
  • EP ID EP124533
  • DOI -
  • Views 82
  • Downloads 0

How To Cite

Amarnath Gaini, K Vijayalaxmi, Sathish Mothe (2011). Design and Implementation for Multi-Level Cell Flash Memory Storage Systems. International Journal of Advanced Computer Science & Applications, 2(11), 138-143. https://europub.co.uk/articles/-A-124533