Design and Implementation of 32-Bit Magnitude Comparator Using Full Adder

Abstract

In today’s life VLSI plays vital role for low power consumption, small area and fast response of the electronic devices. Here 32-bit magnitude comparator is designed taken into account of low power, small area and less delay. For this novel magnitude comparator designing full adder is used .Full adder gives two outputs sum and carry which is equivalent to the output of comparator ‘s equal and smaller respectively.

Authors and Affiliations

Raman Shrivastav, Shweta Agrawal

Keywords

Related Articles

Portable Smart Phone Charger Using Human Mechanical Energy by Gear Train with Hand Crank

Mobile phone is our means to remain connected. While the phones have progressively got more powerful processors and large touch screen interfaces, their power requirement has increased correspondingly. Unfortunately, bat...

Real Time Monitoring of Transient Stability Status ofIntegrated Hybrid Distributed Generation: A Comparison ofANN Approaches

The analytical approach in transient stability assessment is inadequate to handle real time operation of power system due to the unavailability of accurate mathematical equations for most dynamic systems, and given the l...

A Review on Electrical Power System Contingency Ranking Using Artificial Intelligence Techniques

Contingency analysis is an important aspect of power system security assessment. Various probable outages is analyzed .Some cases may lead to transmission overload or bus limit violation. Such critical contingencies shou...

Design of a Controllable Adder-Subtractor circuit using Quantum Dot Cellular Automata

Quantum Dot Cellular Automata (QCA) is a new paradigm in Nanotechnology that has grown much interest in the past few years. As the digital circuit’s dimension have been reducing at a fast pace, basic components of a CMOS...

Solar Home Lighting System with AC and DC Loads

The main objective of the study is to provide alternate lightning system by using solar energy. The system taken for study consists of a Solar panel of 10W, a 12 V battery, a Solar charge controller, Multi vibrator IC(CD...

Download PDF file
  • EP ID EP388903
  • DOI 10.9790/1676-1304020104.
  • Views 131
  • Downloads 0

How To Cite

Raman Shrivastav, Shweta Agrawal (2018). Design and Implementation of 32-Bit Magnitude Comparator Using Full Adder. IOSR Journals (IOSR Journal of Electrical and Electronics Engineering), 13(4), 1-4. https://europub.co.uk/articles/-A-388903