Design and Implementation of 32-Bit Magnitude Comparator Using Full Adder

Abstract

In today’s life VLSI plays vital role for low power consumption, small area and fast response of the electronic devices. Here 32-bit magnitude comparator is designed taken into account of low power, small area and less delay. For this novel magnitude comparator designing full adder is used .Full adder gives two outputs sum and carry which is equivalent to the output of comparator ‘s equal and smaller respectively.

Authors and Affiliations

Raman Shrivastav, Shweta Agrawal

Keywords

Related Articles

Brain Emotional Learning Based Intelligent Controller for Velocity Control of an Electro Hydraulic Servo System

In this paper, a biologically motivated controller based on mammalian limbic system called Brain Emotional Learning Based Intelligent Controller (BELBIC) is used for velocity control of an Electro Hydraulic Servo System...

Improvement the Performance of the Power System by using an TCSC Device

This paper presents the performances of the Thyristor Controlled Series Compensator (TCSC) in controlling the loading under various perturbations that may occur in the transmission power system. By controlling the line r...

Recent Trends and Improvisations in FPGA

With the improvements of VLSI design in FPGA, the application areas got wider. The FPGAs architectural developments afford FPGA developers to produce effective devices day-by-day. Today these applications wider from comm...

Design of Large Scale Decentralized Low-Order Robust Control System Stabilizer to Mitigate the Damping of the System

A discrete system is a system with a countable number of states. Discrete systems may be contrasted with continuous systems, which may also be called analog systems. A final discrete system is often modeled with a direct...

Design of A Low Power Dissipation Bandgap Voltage Reference Without Resistors

With the development of portable electronics, low power dissipation have become the main direction of current chip research, because Bandgap Reference (BGR) circuits are widely used in modern LSIs to generate a reference...

Download PDF file
  • EP ID EP388903
  • DOI 10.9790/1676-1304020104.
  • Views 137
  • Downloads 0

How To Cite

Raman Shrivastav, Shweta Agrawal (2018). Design and Implementation of 32-Bit Magnitude Comparator Using Full Adder. IOSR Journals (IOSR Journal of Electrical and Electronics Engineering), 13(4), 1-4. https://europub.co.uk/articles/-A-388903