Design and realization of DPLL based on VHDL

Journal Title: Science Paper Online - Year 2007, Vol 2, Issue 6

Abstract

The principle of the Digital Phase Locked Loop has been discussed in order to improve the synchronization of the digital communication system and to make the system stable and reliable. A kind of DPLL bit synchronization implementation method has been designed , all based on digital circuits. And the system is designed using VHDL. In allusion to the character of signal prone to be interfered, an integral circuit is designed instead of a differential circuit. At the same time an adaptive module joins for the purpose of adjusting the controversy of PLL speed of phase adjustment and the ability of disturbance rejection. With the better ability of disturbance rejection, DPLL can adjust the phase rapidly to achieve the locked state. The VHDL program was simulated in maxplus2.The simulation results are presented and prove the validity of the design.

Authors and Affiliations

Dong Yan

Keywords

Related Articles

Multiple center grid resource monitor system based on cluster structure

Resource monitoring systems in a grid target on gathering, managing and maintaining all the resource information, which makes the system an essential part of the grid. This paper presents a multiple center grid resource...

Research on the Self-healing of Cementitious Calillary Crystalline Waterproofing Material

The crack and leakage is always stubborn disease in concrete structure. Using water as its carrier cementitious calillary crystalline waterproofing material (i.e. CCCW) can be transmitted in the capillaries of concrete b...

GSM汽车报警器系统

本文分析现有汽车报警器的缺点,详细阐述了基于STC89单片机的GSM汽车报警器的系统设计和软件设计。该报警器利用STC89系列单片机优良的性价比,使用支持GSM/GPRS的TC35i专用通信模块,具有远距离、无噪声污染和双向控制等特点。

TNet:基于树型结构的集群工具软件通信协议

传统的集群工具在结点间进行数据传输时通常使用单层型结构,数据广播和数据收集的速度慢,可扩展性差,当集群规模较大时可能无法正常工作。树型结构是一种通用的通信模式,可以有效降低数据广播和收集的开销。但现有的通信协议库缺乏对开...

一种基于网络行为特征的分布式LDoS攻击

利用遗传算法设计了一种分布式低速率拒绝服务攻击。在该攻击中,各攻击分布结点的行为是正常的、非周期性的,但它们的攻击叠加效果等同于经典的低速率拒绝服务攻击;同时,该攻击模式符合网络流量行为特征,所以更加难以检测和追踪定位攻...

Download PDF file
  • EP ID EP91432
  • DOI -
  • Views 131
  • Downloads 0

How To Cite

Dong Yan (2007). Design and realization of DPLL based on VHDL. Science Paper Online, 2(6), 434-443. https://europub.co.uk/articles/-A-91432