Design and realization of DPLL based on VHDL

Journal Title: Science Paper Online - Year 2007, Vol 2, Issue 6

Abstract

The principle of the Digital Phase Locked Loop has been discussed in order to improve the synchronization of the digital communication system and to make the system stable and reliable. A kind of DPLL bit synchronization implementation method has been designed , all based on digital circuits. And the system is designed using VHDL. In allusion to the character of signal prone to be interfered, an integral circuit is designed instead of a differential circuit. At the same time an adaptive module joins for the purpose of adjusting the controversy of PLL speed of phase adjustment and the ability of disturbance rejection. With the better ability of disturbance rejection, DPLL can adjust the phase rapidly to achieve the locked state. The VHDL program was simulated in maxplus2.The simulation results are presented and prove the validity of the design.

Authors and Affiliations

Dong Yan

Keywords

Related Articles

New concepts and strategy on diagnosing, treating and prevention of secretory otitis media

Secretory otitis media (SOM) is a common disease in department of otorhinolaryngology. Managements of the disease are still not the same around the world because of recognizing limitations on pathogenesis and pathology....

Synthesis, characterization and zwitterionic properties of diblock polyampholyte poly[(N,N-dimethylamino)ethyl methacrylate]-block-poly(acrylic acid)

Diblock copolymer poly[(N,N-dimethylamino)ethyl methacrylate]-block-poly(acrylic acid) (PDMA-b-PAA) with a low polydispersity (PDI=1.23) has been synthesized by atom transfer radical polymerization (ATRP). The zwitterion...

A searching algorithm for the distribution of simultaneous switching noise on the power/ground planes <br /> <br />

The power integrity has become an important part in the design of high-speed IC. In this paper, we discuss the distribution rule of interference noise caused by the simultaneous switching signal on the power/ground plane...

环管反应器内液固两相流的数值模拟

为了对环管反应器内液固两相的流动形态进行研究,建立以颗粒动力学为基础的Euler-Euler双流体模型。在浆液流速远大于自由沉降速度的情况下,模拟不同浆液入口速度时的环管反应器上升段压力降,同时对管道内液固两相流中的一些重要参数进...

Key concerns about hydrogen safety of fuel cell vehicles

The development of hydrogen safety of fuel cell vehicles (FCVs), including safety measures, testing experiment, and daily maintenance of on-board hydrogen system, were introduced based on long term experimental experienc...

Download PDF file
  • EP ID EP91432
  • DOI -
  • Views 139
  • Downloads 0

How To Cite

Dong Yan (2007). Design and realization of DPLL based on VHDL. Science Paper Online, 2(6), 434-443. https://europub.co.uk/articles/-A-91432