Design and VLSI Implementation of A Radix-4 64 - Point FFT Processor
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 7
Abstract
It is important to develop a high-performance FFT processor to meet the requirements of real time and low cost in many different systems. So a radix-4 pipelined FFT processor based on Field Programmable Gate Array (FPGA) for Wireless Local Area Networks (WLAN) is proposed. Unlike being stored in the traditional ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. A novel simple address mapping scheme and the modified radix 4 FFT also proposed. The FFT processor has two pipelines, one is in the execution of complex multiplication of the butterfly unit, and the other is between the RAM modules, which read input data, store temporary variables of butterfly unit and output the final results. Finally, the pipelined 64-point FFT processor can be completely implemented within only 67 clock cycles.
Authors and Affiliations
Vijaya Kumar Mattaparthi, M Vidya, G Sriramulu
Keywords
Related Articles
- EP ID EP27510
- DOI -
- Views 331
- Downloads 6
Slicing :A Proficient Scheme For Sustain And Publicize
The Privacy Preserving on a microdata publishing different anonymization techniques nameing as generalization and bucketization have been proposes. In generalization amount of information loses on high dimensional da...
Expressive Cryptosystem for Accessible Data Sharing in Cloud Storage
Cloud storage is getting especially acclaimed these days. The two huge workplaces that cloud give are data stockpiling and data sharing. An ensured data sharing in cloud is a basic issue. This paper goes with a consi...
Recent Trends In 4G Over 3G Technology
The objective of this paper is to evaluate recent trends in Fourth generation (4G) mobile services. Given the success of Third generation (3G) mobile communications systems and services, the third generation mobile n...
Modelling of Buck-Boost Converter for Photovoltaic and Battery Power Systems
In this paper a buck-boost converter with photovoltaic (PV) and battery power for high step-up system is discussed and implemented. The motive of this project is to design a MPPT(maximum power point tracking ) Algori...
A Secured Load Balanced Clustering Algorithm for Wireless Sensor Network
Wireless sensor networks are composed of large number of power constrained nodes, which needs an energy conservation protocols to reduce the energy consumption as much as possible. Clustering is a standard approach fo...