Design and VLSI Implementation of A Radix-4 64 - Point FFT Processor
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 7
Abstract
It is important to develop a high-performance FFT processor to meet the requirements of real time and low cost in many different systems. So a radix-4 pipelined FFT processor based on Field Programmable Gate Array (FPGA) for Wireless Local Area Networks (WLAN) is proposed. Unlike being stored in the traditional ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. A novel simple address mapping scheme and the modified radix 4 FFT also proposed. The FFT processor has two pipelines, one is in the execution of complex multiplication of the butterfly unit, and the other is between the RAM modules, which read input data, store temporary variables of butterfly unit and output the final results. Finally, the pipelined 64-point FFT processor can be completely implemented within only 67 clock cycles.
Authors and Affiliations
Vijaya Kumar Mattaparthi, M Vidya, G Sriramulu
Keywords
Related Articles
- EP ID EP27510
- DOI -
- Views 306
- Downloads 6
Automatic Grinding Control using Adaptive Minimum Variance Control Theory with Temperature Fuzzy Controlling
The paper displays the inference of a new multivariable adaptive controller, which minimizes an expense function, incorporating input framework, yielding more set points. It gives an adaptive system which ensures mi...
A Review – OFDM-RoF (Radio over Fiber) System for Wireless Network
In future generation wireless and mobile communication system must be increase with high quality bandwidth service for inaccessible area. The recent wireless network providers require high transmission bandwidth with...
Advances In Em (Expectation - Maximization) Algorithm for Image Classification As Per Cost and Accuracy
Image classification is the process of grouping image pixels into categories or classes to produce a Thematic representation.. Image classification used in many areas such as medical imaging, object identification in...
A Survey on Greedy Reconstruction Algorithms in Compressive Sensing
Compressive sensing (CS) is a field of signal processing that provides a framework for image recovery using sub-Nyquist sampling rates. CS has recently gained a lot of attention due to its exploitation of signal sparsit...
Highly Secured High Throughput Efficient VLSI Architecture for AES Implementations
The AES algorithm can be implemented in different styles at programming levels. The paper compares the hardware efficiency of different AES implementations with respect to their area, speed and power performance espec...