Design and VLSI Implementation of A Radix-4 64 - Point FFT Processor
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 7
Abstract
It is important to develop a high-performance FFT processor to meet the requirements of real time and low cost in many different systems. So a radix-4 pipelined FFT processor based on Field Programmable Gate Array (FPGA) for Wireless Local Area Networks (WLAN) is proposed. Unlike being stored in the traditional ROM, the twiddle factors in our pipelined FFT processor can be accessed directly. A novel simple address mapping scheme and the modified radix 4 FFT also proposed. The FFT processor has two pipelines, one is in the execution of complex multiplication of the butterfly unit, and the other is between the RAM modules, which read input data, store temporary variables of butterfly unit and output the final results. Finally, the pipelined 64-point FFT processor can be completely implemented within only 67 clock cycles.
Authors and Affiliations
Vijaya Kumar Mattaparthi, M Vidya, G Sriramulu
Keywords
Related Articles
- EP ID EP27510
- DOI -
- Views 319
- Downloads 6
Performance Analysis Of Vedic Multiplier Using Reversible Logic In Spartan 6
A system's performance is generally determined by the performance of the multiplier, because the multiplier is generally the slowest element in the system. Multipliers are key components of many high performance syst...
Three-Party Authenticated Quantum Key Distribution Protocols based Security in WLANs
This work presents quantum key distribution protocols (QKDPs) to safeguard security in large networks, ushering in new directions in classical cryptography and quantum cryptography. Two three-party QKDPs, one with i...
Performance analysis of an Adaptive Relay Selection protocol for energy constrained networks
Relay selection is crucial in improving the performance of wireless cooperative networks. Most of current works related to relay selection algorithms in cooperative communications use the Channel State Information (C...
A Secured Dynamic Location Monitoring System in WSN
Wireless sensor network is broadly spreading network of the communication field. Wireless sensor network is having sensor nodes as sensing devices which sense physical or environmental conditions and a sink node is t...
Design of Low Power FPGA using Autonomous Power Gating and LEDR Encoding
The most important key challenge in the IC scaling era is to deliver high performance solutions in the process of minimizing power, area and cost. The main objective of this paper is to reduce power consumption by co...