Design of Asynchronous Viterbi Decoder using VHDL for Low Power Consumption

Abstract

In today’s digital communication systems, Convolutional codes are widely utilize in channel coding techniques. The Viterbi decoder due to its efficient performance is broadly used for decoding the convolution codes. Developments in the communication field have created a demand for high speed and low power Viterbi decoders with long battery life, low power dissipation and low weight. This paper describes the design of an asynchronous l∕3 rate frequency 5MHz and constraint length K=3 Viterhi decoder using VHDL and power analysis on FPGA.

Authors and Affiliations

Gaurav S. Wairagade , Surekha K. Tadse

Keywords

Related Articles

Advances In Em (Expectation - Maximization) Algorithm for Image Classification As Per Cost and Accuracy

Image classification is the process of grouping image pixels into categories or classes to produce a Thematic representation.. Image classification used in many areas such as medical imaging, object identification in...

High Speed And Low Power Data Compressors

The 3-2, 4-2 and 5-2 compressors are the basic components in many applications, in particular partial product summation in multipliers. In this paper novel architectures and designs of high speed, low power 3-2, 4-2 a...

Underwater Wireless Sensor Network Communication Using Electromagnetic Waves

An investigation of submerged Wireless Sensor network utilizing electromagnetic waves is presented as a part of this paper. under water communication require exceptionally effective radio wires for remote correspondence...

Mobile Banking Services on Data Protection Analysis In Networking

Mobile banking operations is one of the popular business application areas. Several applications are developed to support bank focused application such as internet banking and mobile banking applications. In this proj...

Improved Routing Mechanism for Enhancing Mobile Adhoc Network By Using Elliptic Curve Algorithm

In mobile adhoc network routing optimization along with security is enhancing. Mobile adhoc networks have constantly changing topologies; hence several routing protocols must satisfy the challenge of link quality, de...

Download PDF file
  • EP ID EP27894
  • DOI -
  • Views 256
  • Downloads 0

How To Cite

Gaurav S. Wairagade, Surekha K. Tadse (2014). Design of Asynchronous Viterbi Decoder using VHDL for Low Power Consumption. International Journal of Research in Computer and Communication Technology, 3(4), -. https://europub.co.uk/articles/-A-27894