Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar

Abstract

In this paper, we present an hardware accelerating coprocessor for a Polyphase image scaler. First the image scaling algorithm will be ported onto the SOC having Altera NIOSII processor which will be a pure software implementation then a poly-phase FIR filter will be designed in hardware. This hardware FIR filter will be interfaced to NIOS II processor as coprocessor. After interfacing with this coprocessor the performance of poly-phase image scaler is improved and this will demonstrate the software hardware codesign. The total solution will be generic and can be used in the video surveillance applications too.

Authors and Affiliations

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh

Keywords

Related Articles

A Novel Grid Synchronization System under Adverse Grid Conditions

Grid synchronization algorithms are of great importance in the control of grid-connected power converters, as fast and accurate detection of the grid voltage parameters is crucial in order to implement stable control...

Functioning Estimation of Tcp Variants and Directing Etiquettes in Flexible Ad-Hoc Set of Connections

Mobile Ad-hoc Network (MANET) is an accumulation of cell phones rapidly shaping a correspondence system with no brought together control and prior system foundation. Because of the vicinity of versatility in the MANE...

Provide Secure And Privacy-Preserving Access Control To Users Anonymously Utilize The Cloud Resource Using Mona

Involvement in a multi-owner manner while preserving data and identity privacy from an untrusted cloud is still a challenging issue due to the regular change of the membership.In the meantime the storage overhead and...

Review on Algorithms and Techniques of Reversible Data Hiding

Nowadays, with the rapid development of information technology more and more images and data are available on the internet..So there is a need to provide some kind of authentication to such important data. With the i...

A New Frame Work and Technique For Earthquake Alert System

As an application, we develop a earthquake reporting structure for use in Japan. In perspective of the different shudders and the tremendous number of Twitter customers all through the country, we can recognize a tre...

Download PDF file
  • EP ID EP27444
  • DOI -
  • Views 449
  • Downloads 7

How To Cite

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh (2012). Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar. International Journal of Research in Computer and Communication Technology, 1(3), -. https://europub.co.uk/articles/-A-27444