Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 3
Abstract
In this paper, we present an hardware accelerating coprocessor for a Polyphase image scaler. First the image scaling algorithm will be ported onto the SOC having Altera NIOSII processor which will be a pure software implementation then a poly-phase FIR filter will be designed in hardware. This hardware FIR filter will be interfaced to NIOS II processor as coprocessor. After interfacing with this coprocessor the performance of poly-phase image scaler is improved and this will demonstrate the software hardware codesign. The total solution will be generic and can be used in the video surveillance applications too.
Authors and Affiliations
Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh
Keywords
Related Articles
- EP ID EP27444
- DOI -
- Views 467
- Downloads 7
A Survey on Coverage and Connectivity Issues Surrounding Wireless Sensor Network
Wireless sensor network is a growing area for research and development. With the advancement in wireless sensor network it contribute great efforts in various applications like military surveillance, security, scienti...
An Alternate Way Of Implementing Heuristic Searching Technique
This work was carried out to explore the use of different data structure for heuristic search algorithm which can result in better performance with respect to time. The commonly used data structure Generalized Link Li...
Design Of Ring Topology Using Set Of Node
This is a simple and scalable novel network-onchip (NoC) based on the ring concept. The reported prototype design is generic with respect to the number of nodes and data channels. Topology efficiently exploits the ava...
Multi bit Retention Flip-Flop For Zigbee SoC’s
Zigee-SoC is a wireless sensor network which integrates all the components of the Zigbee device in a single chip. Zigbee SoC gives assistance to a number of power modes including standby mode. This standby mode exten...
Design of Energy Efficient Logic Using Adiabatic Technique
With the adiabatic switching approach, the circuit energies are conserved rather than dissipated as heat. Depending on the application and the system requirements, this approach can be used to reduce the power dissip...