Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar

Abstract

In this paper, we present an hardware accelerating coprocessor for a Polyphase image scaler. First the image scaling algorithm will be ported onto the SOC having Altera NIOSII processor which will be a pure software implementation then a poly-phase FIR filter will be designed in hardware. This hardware FIR filter will be interfaced to NIOS II processor as coprocessor. After interfacing with this coprocessor the performance of poly-phase image scaler is improved and this will demonstrate the software hardware codesign. The total solution will be generic and can be used in the video surveillance applications too.

Authors and Affiliations

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh

Keywords

Related Articles

Extended Public Key Cryptosystem and Aggregate Key for Secure data Sharing In Cloud

Information sharing is a basic usefulness in cloud storage. We exhibit how to immovably, powerfully, and straight forwardly impart information to others in cloud storage. Cryptographic frameworks are more versatile a...

Real Time Vehicle Tracking System Using GPS and GPRS

In this paper web based GPS-GPRS vehicle tracking system was designed and implemented. The current position of the vehicle was acquired by GPS device which is integrated to the target vehicle and the location coordin...

A Novel AHB Based SDRAM Memory Controller

This paper describes design of the memory controller which is compatible with Advanced High-performance Bus (AHB), which is a new generation of AMBA bus. The AHB is mainly meant for high-performance and high clock f...

BLIND SOURCE SEPARATION OF PARTIAL AND FULL TRANSPARENCY IMAGE USING IMAGE SEPARATION ALGORITHM

The problem of blind separation of multiple source layers from their linear mixtures with unknown mixing coefficients and unknown layer motions. Such mixtures or Full Transparency or Superimposed image can occur when...

Pseudo Random Number Generator Using Reseeding Module

In cryptography encoding, is the process of encrypting messages or knowledge in a way such that hackers cannot read it. In an encoding scheme the message or knowledge is encoded by using an encryption method, which t...

Download PDF file
  • EP ID EP27444
  • DOI -
  • Views 433
  • Downloads 7

How To Cite

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh (2012). Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar. International Journal of Research in Computer and Communication Technology, 1(3), -. https://europub.co.uk/articles/-A-27444