Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar

Abstract

In this paper, we present an hardware accelerating coprocessor for a Polyphase image scaler. First the image scaling algorithm will be ported onto the SOC having Altera NIOSII processor which will be a pure software implementation then a poly-phase FIR filter will be designed in hardware. This hardware FIR filter will be interfaced to NIOS II processor as coprocessor. After interfacing with this coprocessor the performance of poly-phase image scaler is improved and this will demonstrate the software hardware codesign. The total solution will be generic and can be used in the video surveillance applications too.

Authors and Affiliations

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh

Keywords

Related Articles

Identifying Misuse of Data In Cloud

Cloud Storage Enables Users To Store Their Data Offering strong data protection to cloud users while enabling rich applications is a challenging task. We explore a new cloud platform architecture called Data Protecti...

Comparative Study of Fractional Order Derivative Based Image Enhancement Techniques

In this paper, image enhancement based on fractional gradient is proposed. The Taylor’s Series is used to obtain a generalized expression for this Fractional order derivative. The Image is differentiated in both x and...

Butterfly Design for RADIX-4K DIF FFT

VLSI and Digital Signal Processing are the two emerging technologies in the present world. Design of high performance, low area and low power VLSI circuits are needed for the DSP applications. This paper is dealing w...

Relative Reference Measure for Hierarchical Document Clustering

Clustering is a foremost concept in data mining. Clustering usually require a measure that needs to be computed among the clustering objects this measure could be either a similarity or a dissimilarity measure, here...

A Secured Rank Based Multibiometrics System using Enhance Blind Encryption Technique

The unimodal biometric systems experiences significant limitations due to sensitivity to noise, intraclass variability, data quality, non-universality, and other factors. An attempt to improve the performance of indi...

Download PDF file
  • EP ID EP27444
  • DOI -
  • Views 453
  • Downloads 7

How To Cite

Venkata Sateesh Raja, T. Sreenivasu, Addanki Purna Ramesh (2012). Design of Co-Processor for NIOS-II Processor Based Poly phase Image Scalar. International Journal of Research in Computer and Communication Technology, 1(3), -. https://europub.co.uk/articles/-A-27444