Design of Efficient Pipelined Router Architecture for 3D Network on Chip

Abstract

As a relevant communication structure for integrated circuits, Network-on-Chip (NoC) architecture has attracted a range of research topics. Compared to conventional bus technology, NoC provides higher scalability and enhances the system performance for future System-on-Chip (SoC). Divergently, we presented the packet-switching router design for 2D NoC which supports 2D mesh topology. Despite the offered benefits compared to conventional bus technology, NoC architecture faces some limitations such as high cost communication, high power consumption and inefficient router pipeline usage. One of the proposed solutions is 3D design. In this context, we suggest router architecture for 3D mesh NoC, a natural extension of our prior 2D router design. The proposal uses the wormhole switching and employs the turn mod negative-first routing algorithm Thus, deadlocks are avoided and dynamic arbiter are implemented to deal with the Quality of Service (QoS) expected by the network. We also adduce an optimization technique for the router pipeline stages. We prototyped the proposal on FPGA and synthesized under Synopsys tool using the 28 nm technology. Results are delivered and compared with other famous works in terms of maximal clock frequency, area, power consumption and estimated peak performance.

Authors and Affiliations

Bouraoui Chemli, Abdelkrim Zitouni, Alexandre Coelho, Raoul Velazco

Keywords

Related Articles

 New design of Robotics Remote lab

  The Robotic Remote Laboratory (RRL) controls the Robot labs via the Internet and applies the Robot experiment in easy and advanced way. If we want to enhance the RRL system, we must study requirements of the Robot...

Enhancing Elasticity of SaaS Applications using Queuing Theory

Elasticity is one of key features of cloud computing. Elasticity allows Software as a Service (SaaS) applications’ provider to reduce cost of running applications. In large SaaS applications that are developed using serv...

fMRI Data Analysis Using Dempster-Shafer Method with Estimating Voxel Selectivity by Belief Measure

In the functional Magnetic Resonance Imaging (fMRI) data analysis, detecting the activated voxels is a challenging research problem where the existing methods have shown some limits. We propose a new method wherein brain...

Polynomial based Channel Estimation Technique with Sliding Window for M-QAM Systems

Pilot Symbol Assisted Modulation (PSAM) channel estimation techniques over Rayleigh fading channels have been analysed in recent years. Fluctuations in the Rayleigh fading channel gain degrades the performance of any mod...

Investigating Methods of Resource Provisioning Mechanisms in Cloud: A Review

Delivering information through cloud computing become a modern computation. For this purpose, electronic device is required to access with an active web server. For delivering different resources, the cloud supplier prov...

Download PDF file
  • EP ID EP260234
  • DOI 10.14569/IJACSA.2017.080725
  • Views 72
  • Downloads 0

How To Cite

Bouraoui Chemli, Abdelkrim Zitouni, Alexandre Coelho, Raoul Velazco (2017). Design of Efficient Pipelined Router Architecture for 3D Network on Chip. International Journal of Advanced Computer Science & Applications, 8(7), 188-194. https://europub.co.uk/articles/-A-260234