Design of Energy Efficient and Size Reduced Scram Cell

Journal Title: IOSR journal of VLSI and Signal Processing - Year 2018, Vol 8, Issue 3

Abstract

Semiconductor memories are a vital component of essentially any state of the art digital circuits. One among them is the Static Random Access Memory (SRAM). The dynamic power consumption contributes to about 80% of the total power consumption. In this paper a novel 4T asymmetric SRAM Cell is proposed which has reduced the dynamic power consumption by 98.58% and area occupied by 30.86% when compared to one of the existing 4T SRAM Cells. This cell is designed using 45nm technology.

Authors and Affiliations

Sanjay G1 ,, Shruthi J1 ,, Suraj N. K1 ,, Roopa K Swamy1

Keywords

Related Articles

Implementation of Modular Reduction and Modular Multiplication Algorithms

Secure and reliable system has become an important exaction in the modern day offices. With the evolution of office equipment’s from handwritten notes to desktops to digital storage of confidential information regarding...

Design of Viterbi Decoder for Speech to Text Conversion Application using ACS Architecture

The Viterbi algorithm is generally used in decoding convolutional codes utilized in communications. In this paper Viterbi decoder and convolution encoder is designed, used in speech to text conversion.We can utilize thre...

Video Enhancement & Suspicious Object Detection In Low Quality Video Frames

To develop the real world computer vision system, detection of moving objects in video images is very important. The automatic detection of moving objects in video images is very important. The automatic detection of mov...

A Hybrid Approach for MRI Based Statistical Feature Extraction to Detect Brain Tumor

Undesired abnormal growth of cells in the brain is a serious neurological problem which is known as brain tumor. Early detection and diagnosis of tumor from an MRI image is a primary task. It is tedious and time consumin...

Design of Energy Efficient and Size Reduced Scram Cell

Semiconductor memories are a vital component of essentially any state of the art digital circuits. One among them is the Static Random Access Memory (SRAM). The dynamic power consumption contributes to about 80% of the t...

Download PDF file
  • EP ID EP412839
  • DOI -
  • Views 167
  • Downloads 0

How To Cite

Sanjay G1, , Shruthi J1, , Suraj N. K1, , Roopa K Swamy1 (2018). Design of Energy Efficient and Size Reduced Scram Cell. IOSR journal of VLSI and Signal Processing, 8(3), 10-14. https://europub.co.uk/articles/-A-412839