Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 1

Abstract

Multipliers are vital components of any processor or computing machine. More often than not, performance of microcontrollers and Digital signal processors are evaluated on the basis of number of multiplications performed in unit time. Hence better multiplier architectures are bound to increase the efficiency of the system. Vedic multiplier is one such promising solution. Its simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computations. Tagged with these highlights, implementing this with reversible logic further reduces power dissipation. Power dissipation is another important constraint in an embedded system which cannot be neglected. In this paper we bring out a Vedic multiplier known as " Nikhilam Sutra multiplier”. The ―Nikhilam Navatascaram Dasatah literally means ―All from Nine and the last from Ten. The sutra basically means start from the left most digit and begin subtracting ‗9‘ from each of the digits; but subtract ‗10‘ from the last digit.This will be implemented using reversible logic, which is the first of its kind. This multiplier may find applications in Fast Fourier Transforms (FFTs), and other applications of DSP like imaging, software defined radios, wireless communications.

Authors and Affiliations

Manjeet Sankhwar

Keywords

Related Articles

 Safety Margin of Slope Stability Using Common Deterministic Methods

 The objective of this research was to develop a model for deterministic slope stability analysis. The study was performed through different methods of analysis and compared with Bishop simplified method, the va...

 CNC PART PROGRAMMING AND COST ANALYSIS ON VERTICAL MACHINING CENTRE (VTC)

 In the present study in view of the latest development and revolutionary changes taking place in CNC field through the world, Mechanical elements have to be designed and manufactured to precision, which is perfectl...

Application of CNTFET as Logic Gates and its implementation using HSPICE

The steady reduction in the dimension of transistors, according to Moore's law has been the main force behind the regular leaps in the level of performance of the silicon ICs. Due to the effects like the short channel ef...

 Cloud in the sky of Business Intelligence

 The Modern day business is highly information driven. At one side the volume of data is growing by leaps and bounds and at the other side it is becoming more and more unstructured. Information is not limited to tab...

 Effect of rotation on the onset of Rayleigh-Bénard convection in a layer of Ferrofluid

  The effect of rotation on the Rayleigh-Bénard convection in a horizontal layer of ferrofluid is investigated by using Galerkin weighted residuals method. Linear stability theory based upon normal mode analysis a...

Download PDF file
  • EP ID EP157352
  • DOI -
  • Views 103
  • Downloads 0

How To Cite

Manjeet Sankhwar (2014). Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic. International Journal of Modern Engineering Research (IJMER), 4(1), 159-167. https://europub.co.uk/articles/-A-157352