Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 1

Abstract

Multipliers are vital components of any processor or computing machine. More often than not, performance of microcontrollers and Digital signal processors are evaluated on the basis of number of multiplications performed in unit time. Hence better multiplier architectures are bound to increase the efficiency of the system. Vedic multiplier is one such promising solution. Its simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computations. Tagged with these highlights, implementing this with reversible logic further reduces power dissipation. Power dissipation is another important constraint in an embedded system which cannot be neglected. In this paper we bring out a Vedic multiplier known as " Nikhilam Sutra multiplier”. The ―Nikhilam Navatascaram Dasatah literally means ―All from Nine and the last from Ten. The sutra basically means start from the left most digit and begin subtracting ‗9‘ from each of the digits; but subtract ‗10‘ from the last digit.This will be implemented using reversible logic, which is the first of its kind. This multiplier may find applications in Fast Fourier Transforms (FFTs), and other applications of DSP like imaging, software defined radios, wireless communications.

Authors and Affiliations

Manjeet Sankhwar

Keywords

Related Articles

 Analytic Model of Wind Disturbance Torque on Servo Tracking Antenna

 The paper develops an analytic wind disturbance torque model that can be used to simulate antenna servo errors. The forces due to wind acting on antenna induce torque that creates servo errors which become signific...

 A Teaching Methodology for Introductory Programming Courses using Alice

 Abstract: Enrollment numbers and retention rates have been decreasing in technology programs in United States of America, particularly for underrepresented minority groups. At St. Mary’s University, we started an E...

Static Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation

This paper aims to do modelling, simulation and performing the static analysis of a go kart chassis consisting of Circular beams. Modelling, simulations and analysis are performed using 3-D modelling software i...

 The Method of Repeated Application of a Quadrature Formula of Trapezoids and Rectangles to Determine the Values of Multiple Integrals

 The work deals with the construction of multi-dimensional quadrature formulas based on the method of repeated application of the quadrature formulas of rectangles and trapezoids, to calculate the multiple integrals...

 Product Marketing Management Services In. Pln (Persero) In Manado

 This study was conducted to determine how much influence marketing management product to the consumer's decision to buy the product in smart electrical services at PT. PLN (Persero) Manado area. The method used...

Download PDF file
  • EP ID EP157352
  • DOI -
  • Views 113
  • Downloads 0

How To Cite

Manjeet Sankhwar (2014). Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic. International Journal of Modern Engineering Research (IJMER), 4(1), 159-167. https://europub.co.uk/articles/-A-157352