Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 1

Abstract

Multipliers are vital components of any processor or computing machine. More often than not, performance of microcontrollers and Digital signal processors are evaluated on the basis of number of multiplications performed in unit time. Hence better multiplier architectures are bound to increase the efficiency of the system. Vedic multiplier is one such promising solution. Its simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computations. Tagged with these highlights, implementing this with reversible logic further reduces power dissipation. Power dissipation is another important constraint in an embedded system which cannot be neglected. In this paper we bring out a Vedic multiplier known as " Nikhilam Sutra multiplier”. The ―Nikhilam Navatascaram Dasatah literally means ―All from Nine and the last from Ten. The sutra basically means start from the left most digit and begin subtracting ‗9‘ from each of the digits; but subtract ‗10‘ from the last digit.This will be implemented using reversible logic, which is the first of its kind. This multiplier may find applications in Fast Fourier Transforms (FFTs), and other applications of DSP like imaging, software defined radios, wireless communications.

Authors and Affiliations

Manjeet Sankhwar

Keywords

Related Articles

 Some Common Fixed Point Theorems for Multivalued Mappings in Two Metric Spaces

 In this paper we prove some common fixed point theorems for multivalued mappings in two complete metric spaces. AMS Mathematics Subject Classification: 47H10, 54H25

Turnstile S-Shaped Dipole and Swastika Wire Antennas for VHF and UHF Applications

New wire antennas are proposed, namely turnstile S -Shaped dipole and Swastika wire antenna. The radiation characteristics are obtained using the method of moments (MoM) with one-volt delta gap source and suitable dimens...

 On Contra-#Rg–Continuous Functions

 Abstract: In this paper we introduce and investigate some classes of generalized functions called contra-#rg- continuous functions. We get several characterizations and some of their properties. Also we investigate...

 Economic efficiency calculation and Scenarios for the installation and direction of solar thermal systems at the example of a reference

 Abstract: The article examines different possibilities of the installation and the azimuth of solar thermal systems on a rooftop at the example of a reference building. The outcome of a different azimuth and instal...

 An Efficient Polynomial Pool-Based Scheme for Distributed Heterogeneous Wireless Sensor Networks

 The Sinks are vivacious in many wireless sensor network (WSN) solicitations for competent data accumulation, confined sensor reprogramming, and for extricating and revoking conceded sensors. However, in sensor ne...

Download PDF file
  • EP ID EP157352
  • DOI -
  • Views 108
  • Downloads 0

How To Cite

Manjeet Sankhwar (2014). Design of High Speed Low Power Multiplier Using Nikhilam Sutra with Help of Reversible Logic. International Journal of Modern Engineering Research (IJMER), 4(1), 159-167. https://europub.co.uk/articles/-A-157352