Design of Low Power 12-bit Magnitude Comparator
Journal Title: The International Journal of Technological Exploration and Learning - Year 2013, Vol 2, Issue 6
Abstract
The basic function in a microprocessor is magnitude comparison and also it is used in the field of digital signal processing, embedded systems so powerful magnitude comparator is needed. The objective of this paper is to provide small area, low power comparator for very large scale integration designers. in this paper a small power dissipation and less area over conventional 1 bit comparator is proposed and using this comparator a new style 12-bit comparator is proposed. Comparison between different designs is calculated by simulation that is performed at 0.25um technology in Tanner EDA Tool. It shows an 12-bit comparator of the proposed architecture only needs 196 transistors.
Authors and Affiliations
M. Amala| M.Tech (VLSI Design) Department of Electronics and Communication Engineering, Kakinada Institute of Engineering and technology, Korangi, India, G. S. S. Prasad| Assistant Professor, Department of Electronics and Communication Engineering, Kakinada Institute of Engineering and Technology, Korangi, India
Keywords
Related Articles
- EP ID EP8511
- DOI -
- Views 374
- Downloads 24
Implementation of Buffer for Network on Chip Router
Network-on-Chip (NoC) introduces the design methodology of interconnection network into System-on-Chip (SoC). It overcomes the main disadvantages of traditional busbased SoC, for example, large delay, small link bandwi...
9T SRAM Cell with Improved Self-Controllable Voltage Level Circuits
As the feature size of the transistor is scaled down, the threshold voltages of MOSFETs have been reduced thereby leakage power substantially increases. Furthermore, leakage is the only source of energy consumption in...
Construction Technique for Optimized Data Transmission Over Wireless Radio Network
Cognitive Radio is a radio for wireless communications in which either a network or a wireless node changes its transmission or reception parameters based on the interaction with the environment to communicate efficie...
Low Power Nine-bit Sigma-Delta ADC Design Using TSMC 0.18micron Technology
In Sigma-Delta analog to digital conversion method, the input signal is represented by a sinusoidal signal of magnitude 1V at a signal band of 1MHz.The modulator is operated with ±1.8V supply voltage and a fixed over...
Fault tolerant Multi Cluster head Data Aggregation Protocol in WSN (FMCDA)
WSN consisting of a large number of small sensors with low-power transceivers can be an effective tool for gathering data in a variety of environments. As sensor nodes are deployed in sensing field, they can help peo...