Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power

Abstract

In this brief, Pulse-triggered FF (P-FF) is a single-latch structure which is more popular than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. Low power design has become one of the main concerns in Very Large Scale Integration design. Among the various building blocks in digital designs, one of the most complex and power consuming is the flip-flop. As transistors used have small area and low power consumption, they can be used in various applications like digital VLSI clocking system, buffers, registers, counters, microprocessors etc. Proper selection of flipflop is necessary in order to satisfy low power and high performance circuit.The investigation of conventional and proposed pulse Triggered flip-flop using pass transistor logic flip-flop is done with comparisons of average power which claims that proposed design is suitable for low power applications. The circuits are simulated with Metal Oxide Semiconductor Field Effect Transistor using TANNER EDA and CANDENCE GPDK180 nm process technology. The average power consumption of proposed pulse triggered flip-flop using pass transistor logic is 40.94μw and the number of transistors used 17.

Authors and Affiliations

P. Ilakya, G. Paranthaman

Keywords

Related Articles

A Scheme to Improve Network Lifetime for Wireless Adhoc Networks

Transmission game plan for perfect essentialness utilization, despite topology control, coordinating, and MAC traditions, can accept a key part in creating framework lifetime.Numerical results show liberal changes simil...

FPGA Implementation OF Reed Solomon Encoder and Decoder

Advanced communication techniques along with accuracy of information being very critical, the use of traditional Forward Error Correction (FEC) methods has become widespread. FEC provides a significant improvement to th...

Automatic Thread Winding Machine using Embedded System

The advances in Automation, has brought innumerous development in various fields especially in textile industries. But the small scale textile industries are unable to make use of the automatic machines for winding the...

A Query Search on Road Network by Integrating Social Network

Query search on road network by integration of social influence can be quite a challenging task wherein the result returned has to be an efficient one. To this we will be using the concept of knn search which returns wi...

Hybrid Active Filter With Variable Conductance For Harmonic Suppression

The tuned passive filter and the line inductance, causes unintentional series and/or parallel resonances, may result in severe harmonic distortion in the industrial power system.Here we present a paper in which hybrid a...

Download PDF file
  • EP ID EP19584
  • DOI -
  • Views 259
  • Downloads 4

How To Cite

P. Ilakya, G. Paranthaman (2015). Design Of Pulse Triggered Flip-Flop And Analysis Of Average Power. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(2), -. https://europub.co.uk/articles/-A-19584