Design of Reversible Mod-16 Synchronous Counter
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2013, Vol 2, Issue 11
Abstract
Reversible logic is very important in lowpower circuit design and quantum computing. And also Reversible logic is gaining interest in the recent past Due to its less heat dissipating characteristics. A lot of research has been done in combinational as well as sequential design of reversible circuits. In this paper we have proposed a reversible T-Flip-flop which is better than the existing designs in the literature. A novel design of reversible synchronous mod-16 counter proposed in this paper. The important reversible gates used for reversible logic synthesis are Feynman gate, Fredkin gate, TSG gate and sayem gate etc. In this paper we have also proposed a new reversible gate which can be used as copying gate.The transistorized implementation of reversible gate presented in this paper are completely reversible in nature i.e. it can perform both forward and backward computation.Layouts for each gate and power,delay and LVS done through Tanner EDA tools .
Authors and Affiliations
T. V. V. S. S. Varalakshmi, M. Vidya
Keywords
Related Articles
- EP ID EP27739
- DOI -
- Views 269
- Downloads 2
Estimation of Complexity of the Regenerator Placement Problem in Optical Networks
Placement of regenerators in optical networks has attracted the attention of recent research works in optical networks. In this problem, we are given a network with an underlying topology of a graph and with a set o...
Detect Sinking Ship in Wireless Sensor Networks By Using Dcd
A cut is nothing but a part of wireless sensor networks which is splited into different connection components because of some node failures in the network. This paper proposes a new algorithm to detect these cuts by...
CDPP: Inter firewall Rules Redundancy Detection In Firewall
Firewalls playing very important role to provide security to private networks and organizations. . But the firewall policies cannot be communal across domains because it contains confidential information and security...
Side-Channel Passive Attacks Implementation to Cryptographic Hardware Using FPGA
This paper dealt with an FPGA based test bed used for injecting faults through clock glitches, to result in setup and hold violations. The UART interface is realized on FPGA to provide PC based controlling for this f...
Finest Lag Broadcast for Multihop Wireless Associations Exhausting Self-Interference Termination
In Wireless Networks a large portion of wireless broadcast protocols show conventions vigorously depend on the MAC 802.11-based CSMA/CA Protocol. This Protocol will evades impedance and crash by moderate planning of...