Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers

Abstract

In the world of real time operating systems, task switching, communication between threads and synchronization are implemented in software. Some of the mechanisms used may introduce big latencies in task recurrence, task jitter. This kind of problem, which is sporadic, may lead to system failure for safety-critical areas. This issue may occur in the real time systems that have really fast response time as requirements. For this particular example, the tasks are succeeding very fast, resulting in a lot of overhead because of the time spent in task switch. Our research has led us to the conclusion that a microcontroller architecture, based on a static hardware Scheduler and independent Pipeline Registers, will be capable of executing multiple tasks with approximately no delay between every task switch (5 machine cycles). The nMPRA (n Multi-Purpose Register Architecture) architecture, which consists of 2 sets of registers: local such as coprocessor 2 and global such as a peripheral on the slow bus, offers support for preemptive real time operating systems. Both architectures, nMPRA and nHSE (n Hardware Scheduler Engine), complement each other and take the real time operating system programming to a whole new level.

Authors and Affiliations

Lucian ANDRIEȘ, Vasile Gheorghita GAITAN

Keywords

Related Articles

Consideration Regarding the Heat Treatment of Sheets and Strips from Aluminum Alloy 5052 Type

The paper extends the laboratory investigations performed on samples taken from industrial production to the current technologies, the solutions proposed forming a fundamental change in the thermal treatment regimes by v...

Challenges in Corrosion Protection Using Vegetable Extracts as Inhibitors - Electrochemical Studies

Corrosion is an irreversible chemical or electrochemical reaction of a material with its surrounding environment or medium which results in consumption of the material or in dissolution into the material of a component o...

The Properties of Hardened Lead

Lead hardened through oxide scattering is investigated as raw materials for the fabrication of the support gratings of lead accumulators in order to increase their life service. For the preparation of lead powder hardene...

Behavior of Rp3-High Speed Steel on Short Time Nitriding in Fluidized Bed

For steel nitriding, treatment time is a important factor. Gas and plasma nitriding are usual method to increase surface properties by nitriding. A close retort is used. Total time for treatment are higher because are ne...

Waste Minimization by Reuse and Recycling

Recently, pollution prevention directs attention towards the elimination or reduction of undesired by- products within the production process itself before treatment. On the long term, pollution prevention through waste...

Download PDF file
  • EP ID EP582359
  • DOI -
  • Views 91
  • Downloads 0

How To Cite

Lucian ANDRIEȘ, Vasile Gheorghita GAITAN (2015). Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and Independent Pipeline Registers. Analele Universitatii "Dunarea de Jos" din Galati. Fascicula IX, Metalurgie si Stiinta Materialelor, 38(1), 77-83. https://europub.co.uk/articles/-A-582359