Detection of Security Hacking Attacks by Scan Based TPG Using Verilog

Apply

Detection of Security Hacking Attacks by Scan Based TPG Using Verilog

Journal Title: Scholars Journal of Engineering and Technology - Year 2014, Vol 2, Issue 5

Abstract

Hardware development of cryptographic algorithms is subject to various attacks. It has been previously demonstrated that scan chains introduce for hardware testability open a back door to potential attacks. Scan based testing is one of the mainly used and powerful test technique since it provides full observability and controllability of the internal nodes of the IC. It has been previously demonstrated that scan chains introduced for hardware testability open a back door to possible attacks. Here, we propose a scan-protection scheme that provides testing facilities both at production time and over the course of the circuit’s life. Here the underlying principles to scan-in both input vectors and expected responses and to compare expected and actual responses inside the circuit. Compared to regular scan tests, this technique has no impact on the quality of the test or the model-based fault diagnosis. It entails negligible area overhead and avoids the use of an authentication test mechanism. Keywords: security, testability, Design-for-testability (DfT), scan-based attack, test pattern generator

Authors and Affiliations

R. Priyadarsini, S. Anusha

Keywords

security testability Design-for-testability (DfT) scan-based attack test pattern generator

EP ID EP385187
DOI -
Views 85
Downloads 0