Development of FPGA based Human Voice Recognition System with MFCC feature
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 8, Issue 10
Abstract
The voice recognition development on the hardware is also a challenging field due to minimal hardware resource utilization with higher accuracy demand. This paper described the FPGA based human voice recognition system. This system includes voice activity detection, MFCC feature extraction, HMM filter generation and classification of voice. The system is train for different person with the repeated voice for achieving the higher accuracy. The HMM filter coefficient for different person is only stored for reducing the memory utilization. The standard FFT and DCT blocks are used to reduce the hardware utilization. The development results are given in this paper for illustrating the effectiveness of system.
Authors and Affiliations
Mr. Anand Mantri , Mr. Mukesh Tiwari , Mr. Jaikaran Singh
Keywords
Related Articles
- EP ID EP105018
- DOI -
- Views 120
- Downloads 0
Enhancement of the Performance of Ring Laser Gyro using Silane Compound
Ring Laser Gyro ( RLG ), in its original form is insensitive to small rotation rates. This insensitivity occurs because of the coupling between the two counter propagating travelling waves, having a very low frequency di...
Optimizing the Cost for Resource Subscription Policy in IaaS Cloud
Cloud computing allow the users to efficiently and dynamically provision computing resource to meet their IT needs. Cloud Provider offers two subscription plan to the customer namely reservation and on-demand. The reserv...
Parallel License Plate Location based on Multiagent System
Automatic license plate recognition is a necessary step in intelligent traffic systems. Many methods are reported for License Plate Recognition (LPR) implementation until now. Real time LPR plays a major role in automati...
[u][/u] Simulation and Analysis of Passive and Active Suspension System Using Quarter Car Model for Different Road Profile
The objectives of this study are to obtain a mathematical model for the passive and active suspensions systems for quarter car model. Current automobile suspension systems using passive components only by utilizi...
32 Bit Parallel Multiplier Using VHDL
In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High Speed Integration Hard...