DSP Based Vedic Multiplier

Abstract

Digital signal processors (DSPs) are very imperative in various methodological field in the at hand scenario. In today’s world Fast burgeoning is one of the very important methods in DSPs. Fast multiplication is used for intricacy, Fourier Analysis etc. A fastest technique for multiplication based on ancient Indian Vedic arithmetic is proposed in this paper. Among the poles apart methods of multiplications in Vedic mathematics, Urdhva tiryakbhyam will be discussed in detail. Urdhva tiryakbhyam is one of the widespread multiplication formulae pertinent to different cases of multiplication. This is a highly modular drawing in which smaller blocks can be used to build higher blocks. The proposed architecture is done for two 8-bit numbers; the multiplier and multiplicand, each are grouped as 4-bit statistics so that it decomposes into 4×4 multiplication modules. It is also illustrated that the further hierarchical decomposition of 4×4 modules into 2×2 modules will not have a significant effect in improvement of the multiplier efficiency or in other words multiplier decomposition nearly reaches a saturation level in its efficiency at 4×4 decomposition. The coding is done in VHDL (very high speed integrated circuits hardware description language) and synthesis is done using Xilinx ISE series [1]. The combinational delay obtained after synthesis is compared with the performance of the modified Booth Wallace multiplier which is a fast multiplier. This Vedic multiplier can bring about great improvement in DSP performance.

Authors and Affiliations

Abdul Lateef Haroon P. S, Mamatha. G. M

Keywords

Related Articles

The Association of Adiponectin Gene Polymorphisms (-11391G/A), (+45T/G) With WC and Type 2 Diabetes in North East India

Background: Adiponectin is a protein, secreted from adipose tissue, according to numerous studies that have been done before, its plasma levels are associated with different parameters of metabolic syndrome. It seems th...

Process Capability Analysis of High Pressure Die Casting Process for Cap Manufacturing

Process capability of any process is measure of ability of process to produce components as per specifications required. Components manufactured from high pressure die casting (H.P.D.C.) process shows defects like poros...

Comparative Analysis for Least Mean Square and Normalized LMS for Speech Enhancement Application

Adaptive Signal Processing (ASP) is an active research area. Adaptive Filter based speech enhancement technique is now a day’s getting very popular due to wide range of applications like mobile communication, hearing ai...

Heterogenous Waste Collecting Machine Using PLC

Solid waste management is the basic essential service provided by municipal authorities in the country to keep the cities clean. The per capita waste generation rate in India has increased from 0.44 kg per day in 2003 t...

Design and Implementation of Low Cost Segway the Human Transporter

Means of locomotion that occupy less space, cheap and probably battery powered is an active area of research. We have proposed low cost segway human transporter. The concept is based on the classical mechanical engineer...

Download PDF file
  • EP ID EP21207
  • DOI -
  • Views 199
  • Downloads 4

How To Cite

Abdul Lateef Haroon P. S, Mamatha. G. M (2015). DSP Based Vedic Multiplier. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(8), -. https://europub.co.uk/articles/-A-21207