Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates

Abstract

This paper proposes the design of 4-bit adder and implementation of adder Reversible logic gate to improve the design in terms of garbage outputs and delay. In the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology and optical computing because of it’s zero power dissipation under ideal conditions. Thus, the project will provide the reversible logic implementation of the conventional 4-bit adder using Toffoli gate, Peres gate and using both Peres gate and Fredkin gate. The proposed reversible logic implementation of the 4- bit adder is optimized to obtain minimum number of logic gates and garbage outputs. This project work on the reversible 4-bit adder circuits designed and proposed here form the basis of the decimal ALU of a primitive quantum CPU. The designed and optimized 4-bit reversible adder is implemented in VHDL Using Xilinx ISE 12.1 tool.

Authors and Affiliations

Abinash Kumar Pala

Keywords

Related Articles

 SPACE AND CULTURAL DEVELOPMENT IN HAUSA TRADITIONAL HOUSING

 Hausa traditional housing is informed and shaped by the culture of the people and their religious belief. The savannah region in northern Nigeria is the home of the Hausa people. The Hausas form the majority o...

 Design and Development of GPS based Station Name Announcement and Display System

 As the population of the India is growing predominantly, the need for fully technology oriented transportation is to be established. Because of the fewer trains and unreserved coaches, more densely passengers are...

  A Survey on Modern Era’s Online Object Tracking Algorithms

 Object tracking finds many practical applications ranging from robotics, surveillance, augmented reality to computer interaction, the state-of-the- art is still far from achieving results comparable to human perf...

 RANDOM DISCONTINUOUS PWM SCHEMES FOR VSI FED AC DRIVE FOR REDUCTION OF HARMONIC DISTORTION, SWITCHING LOSS AND ACCOUSTIC NOISE

 This paper presents space vector based random discontinuous PWM techniques for two level three phase inverter fed induction motor drive. The pulse width modulation (PWM) based induction motor drives often produces...

 A NOVEL APPROACH FOR TRANSACTION MANAGEMENT IN HETEROGENEOUS DISTRIBUTED DATABASE SYSTEMS

 RESTful APIs are widely adopted in designing components that are combined to form web information systems. The use of REST is growing with the inclusion of smart devices and the Internet of Things, within the scop...

Download PDF file
  • EP ID EP132671
  • DOI -
  • Views 95
  • Downloads 0

How To Cite

Abinash Kumar Pala (30). Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates. International Journal of Engineering Sciences & Research Technology, 3(11), 206-210. https://europub.co.uk/articles/-A-132671