Efficient Implementation of Low Density Parity Check (LDPC) Decoder In VLSI
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 4
Abstract
The best error-correcting performance can be achieved by using non-binary low-density parity check (NB-LDPC) codes. This can be of reduced decoding complexity with high cost efficiency and is mostly preferable than binary low density parity check codes. The proposed scheme not only reduces the computation complexity, but also eliminates the memory requirement for storing the intermediate messages generated from the forward and backward processes. A novel scheme and corresponding architecture are developed to implement the elementary step of the check node processing. In the design, layered decoding is applied and only nm<q messages are kept on each edge of the associated Tanner graph. The computation units and the scheduling of the computations are optimized in the context of layered decoding to reduce the area requirement and increase the speed. There by using this forward and backward process the memory requirement of the overall decoder can be substantially reduced. Thus to conclude that the above scheme leads to significant memory and complexity reduction inspired by the proposed check node processing scheme In addition, efficient architecture have been designed for the sorter and path constructor, and the computational scheduling has been optimized to further reduce the overall area and latency.
Authors and Affiliations
M. Revathy| Department of ECE, PSNA College of Engineering & Technology, Dindigul, India, Dr. R. Saravanan| Department of CSE, PSNA College of Engineering & Technology, Dindigul, India
Keywords
Related Articles
- EP ID EP8295
- DOI -
- Views 414
- Downloads 24
Distributed Power Flow Controller with its Auxiliary Services
The Objective of this paper is to develop a new PFCD that offers the same control capability as the UPFC, at a reduced cost and with an increased reliability. The new device, so-called Distributed Power Flow Controlle...
A High Capacitive and Confidentiality Steganography Using Private key
Steganography and Steganalysis are two important areas of research that involve a number of applications. These two areas of research are important especially when reliable and secure information exchange is required. To...
Generating Different Mobility Scenarios in Ad Hoc Networks
The purpose of mobility models is to describe typical terminal movement so that the analysis for these purposes can be made. Thus, the movement pattern of users plays an important role in performance analysis of mobi...
Bandwidth Enhancement of Probe Fed Microstrip Patch Antenna
Microstrip patch antenna becomes very popular day by day because of its ease of analysis and fabrication, low cost, light weight, easy to feed and their attractive radiation characteristics. Although patch antenna ha...
Soft Computing Techniques in Location Determination of Nodes in MANET
Soft Computing (SC) has emerged as an effective candidate to deal with finding the nodes in mobile ad hoc networks (MANETs). Over the past years, location-based routing protocols have been studied extensively MANETs....