Efficient Implementation of Low Density Parity Check (LDPC) Decoder In VLSI
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 4
Abstract
The best error-correcting performance can be achieved by using non-binary low-density parity check (NB-LDPC) codes. This can be of reduced decoding complexity with high cost efficiency and is mostly preferable than binary low density parity check codes. The proposed scheme not only reduces the computation complexity, but also eliminates the memory requirement for storing the intermediate messages generated from the forward and backward processes. A novel scheme and corresponding architecture are developed to implement the elementary step of the check node processing. In the design, layered decoding is applied and only nm<q messages are kept on each edge of the associated Tanner graph. The computation units and the scheduling of the computations are optimized in the context of layered decoding to reduce the area requirement and increase the speed. There by using this forward and backward process the memory requirement of the overall decoder can be substantially reduced. Thus to conclude that the above scheme leads to significant memory and complexity reduction inspired by the proposed check node processing scheme In addition, efficient architecture have been designed for the sorter and path constructor, and the computational scheduling has been optimized to further reduce the overall area and latency.
Authors and Affiliations
M. Revathy| Department of ECE, PSNA College of Engineering & Technology, Dindigul, India, Dr. R. Saravanan| Department of CSE, PSNA College of Engineering & Technology, Dindigul, India
Keywords
Related Articles
- EP ID EP8295
- DOI -
- Views 397
- Downloads 24
Developing CMOS Camera and USB Device Drivers in Linux 2.6.32
This paper proposes CMOS camera and USB device drivers implementation on S3C2440 using LINUX 2.6.32. The CMOS camera driver is used for video acquisition applications, which implements image-sensor technology and USB dri...
Real-Time Video Streaming over NS3-based Emulated LTE Networks
In this paper, we present a developed NS-3 based emulation platform for evaluating and optimizing the performance of the LTE networks. The developed emulation platform is designed to provide real-time measurements. Th...
Queueing Based Edge Server Selection in Content Delivery Network Using Haversine Distance
New generation of technology is inclining towards the uphill cloud computing technology. Many users and organizations could not able to embrace cloud services blindly because of their uncovering security issue for ma...
Area-Efficient and High Speed ML MAP Processor Design Using DB/SB Decoding Technique
In communication systems, specifically wireless mobile communication applications, Size and Speed are dominant factors while meeting the performance requirements. Turbo codes play an important role in such practical app...
Multicast Multi-path Routing Technology in Mobile ADHOC Networks Improving Power Efficiency
The proposal of this paper presents a measurement-based routing algorithm to load balance intra domain traffic along multiple paths for multiple multicast sources. Multiple paths are established using application-layer o...