Efficient Implementation of Low Density Parity Check (LDPC) Decoder In VLSI
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2012, Vol 2, Issue 4
Abstract
The best error-correcting performance can be achieved by using non-binary low-density parity check (NB-LDPC) codes. This can be of reduced decoding complexity with high cost efficiency and is mostly preferable than binary low density parity check codes. The proposed scheme not only reduces the computation complexity, but also eliminates the memory requirement for storing the intermediate messages generated from the forward and backward processes. A novel scheme and corresponding architecture are developed to implement the elementary step of the check node processing. In the design, layered decoding is applied and only nm<q messages are kept on each edge of the associated Tanner graph. The computation units and the scheduling of the computations are optimized in the context of layered decoding to reduce the area requirement and increase the speed. There by using this forward and backward process the memory requirement of the overall decoder can be substantially reduced. Thus to conclude that the above scheme leads to significant memory and complexity reduction inspired by the proposed check node processing scheme In addition, efficient architecture have been designed for the sorter and path constructor, and the computational scheduling has been optimized to further reduce the overall area and latency.
Authors and Affiliations
M. Revathy| Department of ECE, PSNA College of Engineering & Technology, Dindigul, India, Dr. R. Saravanan| Department of CSE, PSNA College of Engineering & Technology, Dindigul, India
Keywords
Related Articles
- EP ID EP8295
- DOI -
- Views 393
- Downloads 24
Simulation in Wireless Sensor Networks
Simulation tools for wireless sensor networks are increasingly being used to study sensor webs and to test new applications and protocols in this evolving research field. There is always an overriding concern when using...
Stagnant Timing investigation of Embedded Software on Advanced Processor Architectures
Most processors today are embedded in products like mobile phones, microwave owns, welding machines etc and are not used in PC’s as many believe Since some of these embedded computers are used in time-critical or safety-...
Review on Image Enhancement Techniques: FPGA Implementation perspective
Extensive research has been done on image enhancement and hence it has become essential to categorize the research outcomes and provide an overview of the av ailable enhancement techniques....
A Principal Component Analysis Method for Recognition of Human Faces: Eigenfaces Approach
Facial recognition is a biometric method of identifying a person based on a picture of their face. Facial recognition system is very much important for security, surveillance and in forensics. In this paper, a face recog...
Evaluation of Proactive and Reactive Routing In Vehicular Ad Hoc Networks
Vanets are new emerging and challenging technology that makes an improvisation in traffic safety and efficiency. The constant growth of automobile industry is increasing the demand for car safety and the car to car conne...