Energy Efficient Full-adder using GDI Technique
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2012, Vol 1, Issue 6
Abstract
A full-adder is one of the essential component in digital circuit design, many improvements have been made to reduce the architecture of a fulladder. The proposed method aims on GDI(Gate Diffusion Input).GDI is a novel technique for low power digital circuits design in an embedded system this techniques allows reduction in power consumption, propagation delay, and transistor count of the digital circuit. This technique can be used to reduce the number of transistors compared to conventional, CPL and DPL cmos design the performance of GDI is compared with cmos and different other design technologies for several digital circuts.
Authors and Affiliations
Balakrishna Batta, Manohar Choragudi, Mahesh Varma D.
Keywords
Related Articles
- EP ID EP27494
- DOI -
- Views 327
- Downloads 7
Providing Security and Minimizing Data Management Cost in the Cloud
Cloud Computing Providing Efficient Services for Users and Organizations. To outsource their data to cloud servers. But main problem is users are worrying about the leakage or damage of the data. in order to overcome...
A Novel Model and Efficient Topic Extraction for Travel Package Recommendation
The new concept recommendation system is applying in many applications.in this project explore the online travel information of tourists to provide personalized travel package. But traditional recommendation system c...
Sentiment Analysis Approach for Movie Reviews of Natural Language
Sentimental Analysis (SA) or Opinion Mining (OM) refers to the application of NLP, computational linguistics, and text analytics to identify and extract subjective information in source materials. It involves classif...
TPTD: Anonymization Of Large Scale Data Sets Using Map Reduce Jobs In Cloud
Cloud computing provides huge computation power and storage for users Forwarding their sensitive data for analysis or mining. Due to privacy issues Anonymizing datasets with kanonymity technique is used. But now a day...
A New VLSI Architecture to Increase the speed of computation (Modified Booth Algorithm)
In this paper, we planned a new architecture of multiplier -and-accumulator (MAC) for high-speed arithmetic operations. By merging multiplication with accumulation and planning a hybrid type of carry save adder (CSA)...