Energy Efficient Multi-Core Processing

Journal Title: Elektronika - Year 2014, Vol 18, Issue 1

Abstract

This paper evaluates the present state of the art of energy-efficient embedded processor design techniques and demonstrates, how small, variable-architecture embedded processors may exploit a run-time minimal architectural synthesis technique to achieve greater energy and area efficiency whilst maintaining performance. The picoMIPS architecture is presented, inspired by the MIPS, as an example of a minimal and energy efficient processor. The picoMIPS is a variablearchitecture RISC microprocessor with an application-specific minimised instruction set. Each implementation will contain only the necessary datapath elements in order to maximise area efficiency. Due to the relationship between logic gate count and power consumption, energy efficiency is also maximised in the processor therefore the system is designed to perform a specific task in the most efficient processor-based form. The principles of the picoMIPS processor are illustrated with an example of the discrete cosine transform (DCT) and inverse DCT (IDCT) algorithms implemented in a multi-core context to demonstrate the concept of minimal architecture synthesis and how it can be used to produce an application specific, energy efficient processor.

Authors and Affiliations

Charles Leech, Tom Kazmierski

Keywords

Related Articles

Bode Plots Revisited: a Software System for Automated Generation of Piecewise Linear Frequency Response Plots

The paper presents an algorithm for automatic generation of piecewise linear Bode plots. The algorithm is complete in the sense it covers for all posible locations of poles and zeros of transfer functions, including unst...

Design and Implementation of a Novel Directional Coupler for UHF RFID Reader

The directional coupler is applied to isolating RX from TX because of low cost and simplicity compared to the circulator in the radio-frequency identification (RFID) reader. Because of unequal phase velocity between odd...

New Single VDCC-based Explicit CurrentMode SRCO Employing All Grounded Passive Components

This paper proposes a new single resistance controlled sinusoidal oscillator (SRCO) which employs only one voltage differencing current conveyor (VDCC), two grounded resistors and two grounded capacitors. The presented c...

Elevator Safety Monitoring and Early Warning System Based on Directional antenna transmission technology

In order to solve problems of the absence of security protection and the lack of early warning mechanism in the current elevator operation process, elevator safety monitoring and early warning system based on directional...

New Blood Level Measurement System in Blood Separating Machine

Standard versions of blood separators typically use medium-price color sensors for a detection of a boundary level between red blood cells and plasma, at the last gate – at hose clamps. Discrete number of sensors is rela...

Download PDF file
  • EP ID EP147411
  • DOI 10.7251/ELS1418003L
  • Views 104
  • Downloads 0

How To Cite

Charles Leech, Tom Kazmierski (2014). Energy Efficient Multi-Core Processing. Elektronika, 18(1), 3-10. https://europub.co.uk/articles/-A-147411