Extended Class of Pruned Crossbar Switches for Optical Networks
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 1
Abstract
Reducing crosspoints of conventional pruned crossbar switches (PXBSs) with N2?3 crosspoints, where N is the switch size, was investigated from an architectural point of view. PXBSs have been created by removing parts of 2x2 switching elements (or simply cells) from crossbar switches (XBSs), while preserving both the switches’ planar structure and wide-sense nonblocking property. In this paper, we consider an extended class of PXBSs that has either a 3D structure or rearrangeably nonblocking capability. Two new families of extended PXBSs are described. The first is wide-sense nonblocking; it has a 3D structure of N(N?1) cells. Its form is similar to those of ILLIAC(N, N?1) torus networks and is isomorphic to a degree-four chordal ring. Its switch control complexity becomes O(1) like conventional XBSs. The second has nearly 3N2/4 cells in a planar structure; it is rearrangeably nonblocking and its switch control complexity is O(N). Its maximum number of rearrangements remains three, regardless of N for N?5. It decreases to two, if a pair of input and output ports is left unused. We point out that the second switch provides a missing link between crossbar switches of N2 cells and triangular switches of N(N?1)/2 cells and yields different rearrangeably nonblocking switches, with the number of rearrangements ranging from three to N?2.
Authors and Affiliations
Hitoshi Obara| Graduate School of Engineering and Resource Science Akita University Akita, Japan 010-8502, Pavel Selin| Graduate School of Engineering and Resource Science Akita University Akita, Japan 010-8502
Keywords
Related Articles
- EP ID EP8329
- DOI -
- Views 405
- Downloads 21
On Usability Relationships of Computer Technology Input Artifacts and Rural Development in India
Computer Technology is going to penetrate deep into all areas of development, but easy-to-use interface availability for rural chunk is a big challenge. Regular PC interface with a keyboard is definitely deplorable by ma...
System On Chip: Performance Analysis Of VLSI Based Networking System
The swell in the numeral of cores that can be incorporated on a distinct chip has forced the designer to use computer system concepts for design of System on Chip (SoC).The supplementary is of multiple protocols being...
Stagnant Timing investigation of Embedded Software on Advanced Processor Architectures
Most processors today are embedded in products like mobile phones, microwave owns, welding machines etc and are not used in PC’s as many believe Since some of these embedded computers are used in time-critical or safety-...
Double Stacked Gates MOSFET Technology In both Planar as well as 3D Gate(Finfet) MOSFET’s
This paper describes the performance of a planar mosfet as well as the performance of finfet mosfet when dual gate layers are used on the same side of the mosfet channel with separate gate oxide layers, thus providing...
Design of Pulse Triggered FlipFlop for Low Power Applications
Most important challenge in modern VLSI design along with area and speed is the power consumption. Flip flop is the basic element in digital system which plays very important role. In this paper, a low power pulse tri...