Way-Tagged L2 Cache Architecture in Conjunction with Energy Efficient Datum Storage

Abstract

For improving the performance constraint in various microprocessors write-through cache policy can be employed. However, write-through policy also incurs large energy overhead. Considering the energy factor way-tagged cache architecture is proposed here to improve the energy efficiency of write-through caches. Finally the means of data storage if considered deeply may lead to reduction in energy consumption to a greater factor. Thus it not only calls up for energy consumption reduction but also implements overall performance improvement as well.

Authors and Affiliations

Vineeta Vasudevan Nair| ECE Department, ANNA University Chennai Sri Eshwar College Of Engineering Coimbatore, India

Keywords

Related Articles

Comparison of Fiber Based Dispersion Compensation in RZ and NRZ Data Modulation Formats

In this paper, dispersion compensating fibers are used to compensate for the positive dispersion accumulated over the length of transmission fiber. Pre and post dispersion compensation schemes are employed for dispersion...

SNR Improvement of MST Radar Signals Usings Combinational Window Functions

In this paper the effect of window shape parameter ‘?’ in Combinational window functions on the signal to noise ratio (SNR) values of the Indian Mesosphere-StratosphereTroposphere (MST) radar is computed. The six parts...

VLSI Implementation of Fixed-Width Booth Multiplier Based on PEB Circuit

This paper investigates methods of implementing binary multiplication with the smallest possible latency. A probabilistic estimation bias (PEB) circuit for a fixed-width two’s complement Booth multiplier is proposed for...

Overlap Wavelet Transform for Image Segmentation

A new color image segmentation approach based on OWT is presented in this work. OWT extracts wavelet features which give a good separation of different patterns. Moreover the proposed algorithm uses morphological oper...

Distributed Power Flow Controller with its Auxiliary Services

The Objective of this paper is to develop a new PFCD that offers the same control capability as the UPFC, at a reduced cost and with an increased reliability. The new device, so-called Distributed Power Flow Controlle...

Download PDF file
  • EP ID EP8380
  • DOI -
  • Views 405
  • Downloads 26

How To Cite

Vineeta Vasudevan Nair (2014). Way-Tagged L2 Cache Architecture in Conjunction with Energy Efficient Datum Storage. International Journal of Electronics Communication and Computer Technology, 4(1), 543-548. https://europub.co.uk/articles/-A-8380