Reduced Area and Improve Delay Module Design of 64 × 16 RAM

Abstract

This paper describes a new design approach of RAM in which word can be accessed by row decoder & column decoder, which give the concept of 2-Dimentional RAM. The 64 × 16 RAM has 16-bit data length. This can read and write 16-bit data. All the module of the design are coded in VHDL with the concept of concurrency. The behavioral and structural representation of this design has been defined. Objective of this paper are focused on design of 2-Dimensional RAM using active HDL & evaluate simulation result.

Authors and Affiliations

Raj Kumar Mistri| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Poonam Soley| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Prakash Mahto| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Nitu Kumari| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Pramod Kumar Thakur| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India

Keywords

Related Articles

Automatic Speed Breaker on Time Demand Using Embedded Systems

The concept of this research work is to have an automatic speed breaker on time demand according to the requirements. Means when there is no need of the speed breaker on the road, it disappears from the road and the road...

A 2.4 GHz Voltage Controlled Oscillator for Wireless Communication in CMOS Technology

The project specifications are to design a voltage controlled oscillator (VCO) based on ring oscillators in 250nm CMOS technology, which provides a frequency of 2.4GHz. This CMOS based VCO is used for high speed wireless...

Construction Of 3phase Sine Waves Using Digital Technique

Abstract—All the real world parameters such as temperature, pressure etc., are analog in nature, In order to control these physical parameters using computers, which are digital in nature, high speed signal processing bo...

On Usability Relationships of Computer Technology Input Artifacts and Rural Development in India

Computer Technology is going to penetrate deep into all areas of development, but easy-to-use interface availability for rural chunk is a big challenge. Regular PC interface with a keyboard is definitely deplorable by ma...

Design of Data Acquisition System for a Base Transceiver System Room Using ARM Processor

The main aim of this work is to design a system for reducing the wastage of electricity in BTS room and also to handle the scarcity of electricity which causing serious dislocation in all spheres of life. Here we are...

Download PDF file
  • EP ID EP8409
  • DOI -
  • Views 342
  • Downloads 20

How To Cite

Raj Kumar Mistri, Poonam Soley, Prakash Mahto, Nitu Kumari, Pramod Kumar Thakur (2014). Reduced Area and Improve Delay Module Design of 64 × 16 RAM. International Journal of Electronics Communication and Computer Technology, 4(4), 686-688. https://europub.co.uk/articles/-A-8409