Reduced Area and Improve Delay Module Design of 64 × 16 RAM
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2014, Vol 4, Issue 4
Abstract
This paper describes a new design approach of RAM in which word can be accessed by row decoder & column decoder, which give the concept of 2-Dimentional RAM. The 64 × 16 RAM has 16-bit data length. This can read and write 16-bit data. All the module of the design are coded in VHDL with the concept of concurrency. The behavioral and structural representation of this design has been defined. Objective of this paper are focused on design of 2-Dimensional RAM using active HDL & evaluate simulation result.
Authors and Affiliations
Raj Kumar Mistri| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Poonam Soley| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Prakash Mahto| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Nitu Kumari| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Pramod Kumar Thakur| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India
Keywords
Related Articles
- EP ID EP8409
- DOI -
- Views 316
- Downloads 20
A Novel Approach To Facial Feature Extraction And Face Recognition
We present an approach to the detection and recognition of human face and propose a face recognition system which detects a face in a given test image, extracts features from the test image and then recognizes the pe...
Embedded Ethernet Controller using ARM LPC2138
With the development of network technology and communication technology needs that industrial control can be completed via network has become a trend. Here the proposed system consists of an ARM processor LPC2148 with an...
Developing CMOS Camera and USB Device Drivers in Linux 2.6.32
This paper proposes CMOS camera and USB device drivers implementation on S3C2440 using LINUX 2.6.32. The CMOS camera driver is used for video acquisition applications, which implements image-sensor technology and USB dri...
Way-Tagged L2 Cache Architecture in Conjunction with Energy Efficient Datum Storage
For improving the performance constraint in various microprocessors write-through cache policy can be employed. However, write-through policy also incurs large energy overhead. Considering the energy factor way-tagged ca...
A 2.4 GHz Voltage Controlled Oscillator for Wireless Communication in CMOS Technology
The project specifications are to design a voltage controlled oscillator (VCO) based on ring oscillators in 250nm CMOS technology, which provides a frequency of 2.4GHz. This CMOS based VCO is used for high speed wireless...