Reduced Area and Improve Delay Module Design of 64 × 16 RAM

Abstract

This paper describes a new design approach of RAM in which word can be accessed by row decoder & column decoder, which give the concept of 2-Dimentional RAM. The 64 × 16 RAM has 16-bit data length. This can read and write 16-bit data. All the module of the design are coded in VHDL with the concept of concurrency. The behavioral and structural representation of this design has been defined. Objective of this paper are focused on design of 2-Dimensional RAM using active HDL & evaluate simulation result.

Authors and Affiliations

Raj Kumar Mistri| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Poonam Soley| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Prakash Mahto| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Nitu Kumari| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India, Pramod Kumar Thakur| Department of Electronics & Communication Engineering, RTCIT, Ranchi, Jharkhand, India

Keywords

Related Articles

License Plate Recognition System based on Image Processing Using Labview

A License plate recognition (LPR) system is one kind of an intelligent transport system and is of considerable interest because of its potential applications in highway electronic toll collection and traffic monitoring s...

Baysian Imaging Concepts for Smart Fracture Detection in X-Ray Images

X-ray imaging is a traditional method for detecting fracture for ages. This project paves way for enhancement rather than replacement of the existing technology. It is a step towards thinking beyond digitization of X-ray...

User perception towards Open Source Operating Systems with special reference to GNU/Linux

It is almost twenty years after GNU/Linux has been overblown. Still the market figures of Linux use are at very abysmal levels. In spite of the maturity and adoption, Linux is still remained as a second hand option for m...

The Next Page Access Prediction Using Makov Model

Predicting the next page to be accessed by the Web users has attracted a large amount of research. In this paper, a new web usage mining approach is proposed to predict next page access. It is proposed to identify simil...

Coin Recognition Using Circular Hough Transform

This paper represents algorithm for recognition of the coins of different denomination. The proposed system first uses a canny edge detection to generate an edge map, then uses CHT (Circular Hough transform) to recognize...

Download PDF file
  • EP ID EP8409
  • DOI -
  • Views 296
  • Downloads 20

How To Cite

Raj Kumar Mistri, Poonam Soley, Prakash Mahto, Nitu Kumari, Pramod Kumar Thakur (2014). Reduced Area and Improve Delay Module Design of 64 × 16 RAM. International Journal of Electronics Communication and Computer Technology, 4(4), 686-688. https://europub.co.uk/articles/-A-8409