Fault Detection by Pseudo-Exhaustive TwoPattern Generator

Abstract

The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum Hardware Utilization. A Built-in self-test (BIST) is a commonly used design technique that allows a circuit to test itself.Built-in self-test (BIST) technique based on pseudo-exhaustive testing, two pattern test generator is used to provide high fault coverage. It is widely known that a large class of physical defects cannot be modelled as stuck-at faults. For example, a transistor stuck- open fault in a CMOS circuit can convert a combinational circuit under test (CUT) into a sequential one, while a delay fault may cause circuit malfunction at clock speed, although it does not affect the steady-state operation. Detection of such faults requires two-pattern tests. It is proposed to design a BIST circuit for fault detection using pseudo exhaustive two pattern generator using minimum hardware utilization and increasing the speed of BIST.

Authors and Affiliations

Akanksha Pandey, Prof. Pravin Tiwari

Keywords

Related Articles

Design of Low Pass Fir Filter Using Parzen And Nuttall Window Technique

Since from the beginning in the field of dsp the research and development has led to the enormous success. Basically the main role of the filter is to improvise the quality of the signal. In this research paper the effi...

Implementation of an Efficient Way of Broadcasting Response Message to Help Demanding Vehicle in VANET

VANET is very demanding area of research in these days. In this paper, we identify that when an emergency condition occurred at any location on the road, then emergency support take time to reach emergency location due...

Design of A Moving Message Dot-Matrix Display Using At89c52 Microcontroller and Decoders

The technique and design of a moving message display DOT-Matrix, used in displaying information to the general public electronically was discussed in this article. In this design a highly efficient microcontroller was u...

Role of VANET in Smart City

Road safety has become a main issue for governments and car manufacturers in the last twenty years. The development of new vehicular technologies has favorite companies, researchers and institutions to focus their effor...

Effects caused on Leaky integrate and fire model

for analyzing the behaviour of neural system, the model used most widely is integrate and fire model. The membrane potential of a neuron in terms of injected current and synaptic inputs is described by integrate and fir...

Download PDF file
  • EP ID EP21331
  • DOI -
  • Views 259
  • Downloads 4

How To Cite

Akanksha Pandey, Prof. Pravin Tiwari (2015). Fault Detection by Pseudo-Exhaustive TwoPattern Generator. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(10), -. https://europub.co.uk/articles/-A-21331