FPGA Accelerated Pedestrian Detection System

Abstract

This paper focuses on developing a Pedestrian Detection System that is accelerated using a Zedboard. A part of the design is implemented on FPGA and the remaining is implemented in Matlab R2015a. Histogram of Oriented Gradients (HOG) has been used for detection purpose and Linear Support Vector Machine (LSVM) has been used for classification. This system gave an accuracy of 93.27%, a True Positive Rate of 92.27% and a False Positive Rate of 4%. Also the system was faster than the software implementation.

Authors and Affiliations

Reema Kalshaonkar, Sonia Kuwelkar

Keywords

Related Articles

Power Quality Enhancement in Grid connected Microgrid While Supplying Non-Linear Loads

The objective of the project shows how the power quality can be improved in a microgrid that is supplying a nonlinear load. The microgrid contains a hybrid combination of inertial and converter interfaced distributed ge...

Experimental Investigation of the Effect of Flow Angle of Attack on the Rate of Scour around the Slotted Bridge Pier at Different Levels of River Bend

Scour around the bridge piers is known as a major risk that is followed by millions of dollars of costs in addition to the casualties for the replacement and improvement of bridges. Nowadays, there are different ways to...

The Survey on Energy Efficient Routing Protocols

In this paper we propose an approach. The wireless sensor network consists of the nodes, base station and these networks are low cost, has limited battery, which is rechargeable, other than battery, gateways can be used...

Environmental Assessment & Impact of Lakes in Jabalpur

Water is essential for life. Contamination of such water sources is a big problem creating health hazards. Hence the present study was undertaken to characterize the parameters of five historical lakes of Jabalpur city....

FPGA Based Control for EMI Mitigation in Flyback Power Converters

In this paper many spread-spectrum schemes, several of which are new, have been designed and implemented for conducted-noise reduction in DC-DC converters. A field programmable gate array (FPGA) has made substantial im...

Download PDF file
  • EP ID EP23949
  • DOI http://doi.org/10.22214/ijraset.2017.4243
  • Views 267
  • Downloads 9

How To Cite

Reema Kalshaonkar, Sonia Kuwelkar (2017). FPGA Accelerated Pedestrian Detection System. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23949