FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic

Abstract

Standard wireless and mobile communication environments have huge demands on high speed signal processing operations. Finite Impulse Response (FIR) filter is one of the crucial factors in signal and image processing approaches. Traditional FIR filters have the advantage of linear phase, guaranteed stability, fewer finite precision errors and efficient implementation. However, they have a major disadvantage of requirements in higher order than Infinite Impulse Response (IIR) counterpart with comparable performance. Practical issues of higher order of FIR filters are more hardware requirements and power consumption when designing and fabricating the filter. In recent years, there are an increasing number of surveys being focuses on Distributed Arithmetic (DA) approaches for higher order digital FIR filter implementation. DA based multiplication is popular for its potential for efficient memory-based implementation. In this paper, we analyze the multiplier less DA multiplication approaches for higher order digital FIR filter. Many energy efficient DA architectures provide high speed and less area for performing multiplication operation which is absolutely suitable for higher order digital FIR filter implementation. Hence, DA based FIR filter effectively reduces the chip size, delay and power consumption due to storing the multiplication of input values and coefficients in memory as look-up-table (LUT). For reducing the hardware requirements and power consumption of higher order digital FIR filter, various level of DA multiplication approaches like memory based DA and pipeline based DA approaches are discussed and their performances are analyzed in this paper.

Authors and Affiliations

S. Venkatesh, K. Giri

Keywords

Related Articles

Vibration Control of Unsymmetrical RC Building Using Tuned Mass Damper

Vibrations are one of many environmental factors that act on building and potentially reduce their lifetime. Current trends in construction demand taller and lighter structures, which are also flexible and having quite...

Review on Real Time Data Encryption in H.264/Avc Video Streams by Exploiting IPCM Microblocks

In daily life, there is an increase in the use of multimedia applications such video conferencing, video telephony, stream video/audio online etc. For the purpose of highly secure data transmission safely, there is a re...

Aerodynamic Characteristic Analysis of UAV (Unmanned Aerial Vehicle) By Using CFD

the paper discusses the aerodynamics behavior of a baseline design and analysis of a UAV (Unmanned Aerial Vehicle). Analysis is presented, i.e. Steady-state, three- dimensional Computational Fluid Dynamics (CFD) at Mach...

Strength Performance of High Strength Concrete Using Slag Sand and Quarry Sand

Cement is the basic material required for any construction. It acts as a binding agent in concrete. It is the second most consumed product in the world and India is 2nd largest consumer of cement after china. But nowada...

A Study on Food and Feeding of Mabuya Multifasciata Fit Zinger in Darrang District

Mabuya multifasciata is a skink belonging to the family Scincidae. It exhibits a broad geographical range throughout Asia with little genetic differentiation across the range. It appears to have excellent dispersal abil...

Download PDF file
  • EP ID EP23775
  • DOI http://doi.org/10.22214/ijraset.2017.4068
  • Views 296
  • Downloads 6

How To Cite

S. Venkatesh, K. Giri (2017). FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23775