FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic

Abstract

Standard wireless and mobile communication environments have huge demands on high speed signal processing operations. Finite Impulse Response (FIR) filter is one of the crucial factors in signal and image processing approaches. Traditional FIR filters have the advantage of linear phase, guaranteed stability, fewer finite precision errors and efficient implementation. However, they have a major disadvantage of requirements in higher order than Infinite Impulse Response (IIR) counterpart with comparable performance. Practical issues of higher order of FIR filters are more hardware requirements and power consumption when designing and fabricating the filter. In recent years, there are an increasing number of surveys being focuses on Distributed Arithmetic (DA) approaches for higher order digital FIR filter implementation. DA based multiplication is popular for its potential for efficient memory-based implementation. In this paper, we analyze the multiplier less DA multiplication approaches for higher order digital FIR filter. Many energy efficient DA architectures provide high speed and less area for performing multiplication operation which is absolutely suitable for higher order digital FIR filter implementation. Hence, DA based FIR filter effectively reduces the chip size, delay and power consumption due to storing the multiplication of input values and coefficients in memory as look-up-table (LUT). For reducing the hardware requirements and power consumption of higher order digital FIR filter, various level of DA multiplication approaches like memory based DA and pipeline based DA approaches are discussed and their performances are analyzed in this paper.

Authors and Affiliations

S. Venkatesh, K. Giri

Keywords

Related Articles

Measuring the frequency of a PZT by Interfacing Dielectric Cell with 8051MCU through MAX038

The present setup is used to measure the dielectric constant of PZT pellet. The main principle behind this work is to measure the frequency of PZT sample using P89V51RD2 microcontroller trough MAX 038 IC. The MAX038 IC...

Partial Replacement of Cement with Marble Dust Powder in Cement Concrete

In this study, the investigation of performance on the strength parameter of concrete mix by partial replacing the cement with marble powder is done. Since marble powder employed in the various type of construction work...

A Review Paper on Image Steganography and its Techniques

Steganography is an important field of research in recent years involving a number of applications in real world. It is the method of embedding information into the image file without causing statistically significant m...

A Novel High Voltage Gain with Boost–Fly Back Converter for PV Fed Induction Motor Drive

In rural areas renewable energy sources plays a key role in power generation and transmission. Where the power transmission from conventional energy sources is complicated, bulky electric drives and utility applications...

Modeling and Experimental Investigations of the Sound and Emissions performance for 4-stroke multi Cylinder diesel Engine with an Aqua Silencer

Purity of air is most important from the public health point of view, because every individual person breathes approximately 22000 times per day, inhaling about 15 to 22 Kg of air daily. Polluted air causes physical ill...

Download PDF file
  • EP ID EP23775
  • DOI http://doi.org/10.22214/ijraset.2017.4068
  • Views 320
  • Downloads 6

How To Cite

S. Venkatesh, K. Giri (2017). FPGA Based Low Power Design of an FIR Filter Using Distributed Arithmetic. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23775