FPGA Implementation of RISC-based Memory-centric Processor Architecture

Abstract

The development of the microprocessor industry in terms of speed, area, and multi-processing has resulted with increased data traffic between the processor and the memory in a classical processor-centric Von Neumann computing system. In order to alleviate the processor-memory bottleneck, in this paper we are proposing a RISC-based memory-centric processor architecture that provides a stronger merge between the processor and the memory, by adjusting the standard memory hierarchy model. Indeed, we are developing a RISC-based processor that integrates the memory into the same chip die, and thus provides direct access to the on-chip memory, without the use of general-purpose registers (GPRs) and cache memory. The proposed RISC-based memory-centric processor is described in VHDL and then implemented in Virtex7 VC709 Field Programmable Gate Array (FPGA) board, by means of Xilinx VIVADO Design Suite. The simulation timing diagrams and FPGA synthesis (implementation) reports are discussed and analyzed in this paper.

Authors and Affiliations

Danijela Efnusheva

Keywords

Related Articles

OSPF vs EIGRP: A Comparative Analysis of CPU Utilization using OPNET

Routing is difficult in enterprise networks because a packet might have to traverse many intermediary nodes to reach the final destination. The selection of an appropriate routing protocol for a large network is difficul...

Formalization of UML Composite Structure using Colored Petri Nets

Design specification and requirement analysis, during development process involved in transformation of real world problems to software system are subjected to severe issues owing to involvement of semantics. Though, for...

 : Ear Recognition using Dual Tree Complex Wavelet Transform

 nce last 10 years, various methods have been used for ear recognition. This paper describes the automatic localization of an ear and it’s segmentation from the side poses of face images. In this paper, authors have...

Low-fidelity Prototype Design for Serious Game for Slow-reading Students

Serious game is an alternative teaching aid that is getting a place of use by teachers and parents. Its widespread use has basically changed the way of life and learning of children and has a positive impact on achieveme...

Emotion Classification in Arousal Valence Model using MAHNOB-HCI Database

Emotion recognition from physiological signals attracted the attention of researchers from different disciplines, such as affective computing, cognitive science and psychology. This paper aims to classify emotional state...

Download PDF file
  • EP ID EP645778
  • DOI 10.14569/IJACSA.2019.0100902
  • Views 97
  • Downloads 0

How To Cite

Danijela Efnusheva (2019). FPGA Implementation of RISC-based Memory-centric Processor Architecture. International Journal of Advanced Computer Science & Applications, 10(9), 6-17. https://europub.co.uk/articles/-A-645778