GA optimized SVD based signal detector for Cognitive radio Networks
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 6
Abstract
This paper examines the implementation of the Genetic Algorithm (GA) optimized Singular Value Decomposition (SVD) method to detect the presence of wireless signal. We simulated the algorithm using common digital signal in wireless communication namely rectangular pulse, raised cosine and root-raised cosine to test performance of the signal detector. The algorithm is suitable for blind spectrum sensing where the properties of the signal to be detected are unknown. The GA optimized SVD gives better result in the low signal to noise (SNR) environment.
Authors and Affiliations
Nidhi Chandel , Rajesh B. Ahirwar
Keywords
Related Articles
- EP ID EP98868
- DOI -
- Views 109
- Downloads 0
Preventing SQL Injection Attacks Using Combinatorial Approach
SQL injection is a hazard to web applications, which gives attackers unrestricted access to the database. The attacker thereby can supply malicious or corrupted input that compromises an application. This leads to...
Eye Detection System using Orientation Histogram
Face alignment is an important issue in face recognition systems. The performance of the face recognition system depends on the accuracy of face alignment. Since face alignment is usually conducted using eye positi...
LICENSE PLATE CHARACTER RECOGNITION USING BACK PROPAGATION ALGORITHM
License Plate Recognition (LPR) technology is one of the most important parts in Intelligent Transport System (ITS), including License Plate Location, Characters Segmentation and Characters Recognition. The neural networ...
Reconciling the Website Structure to Improve the Web Navigation Efficiency
The www grows tremendously. It increases the complexity of web applications and web navigation. Recommendations play an important role towards this direction. Our Recommendation is based on user Browsing patterns...
Design & Implementation of 64 bit ALU for Instruction Set Architecture & Comparison between Speed/Power Consumption on FPGA
In the present paper design of 64 bit ALU is presented. Arithmetic Logical Unit is the part of Microprocessor. All the arithmetic & logical functions are performed inside the ALU. So ALU is the heart of the micropr...