General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits

Abstract

This article describes general algorithm used to build a tester for combinational logic gate(s) inside a digital Integrated Circuit (IC). The challenges include how to handle different type of gate, variant number of input, and cascaded gates. Proposed solution is using common function for all types of digital IC by interpreting defined data abstraction for combinational logic gate(s) inside digital IC. This data abstraction is written in simple array of byte to present pin numbers and gates. The solution has been verified by simulation using ISIS Proteus and in real condition where the algorithm is implemented on AVR microcontroller ATmega32. The result show that the algorithm works successfully to test all types of combinational logic gates inside TTL IC and CMOS IC as well.

Authors and Affiliations

Sidik Nurcahyo

Keywords

Related Articles

Utilization and Conservation of Fisheries Resources of the ChalanBeel, Bangladesh

In Bangladesh, Chalanbeel is the store house of different types of fish and fisheries resources. But now-a-days fish and fisheries iteams are depleting day by day. The preent study was occured for the proper utilization...

Design of Low Power Vedic Multiplier Based on Reversible Logic

Reversible logic is a new technique to reduce the power dissipation. There is no loss of information in reversible logic and produces unique output for specified inputs and vice-versa. There is no loss of bits so the pow...

Corrosion Management and Control-Entrepreneurial Opportunities and Challenges in Nigeria

Corrosion directly or indirectly affects everybody and the society at large in different ways to a major obstacle to maximization of technological and economic feats. Nigeria is a petroleum-producing maritimetropical nat...

Identification of external force acting on a machine or a structure in the case of unknown excitation points

Identification of any external forces acting on a machine or a structure is important for the diagnosis of potential failures or distress. One of the force identification methods is based on the frequency response functi...

Noise Monitoring and Analysis at Various Zones of Noida City

The excessive noise, resulting from combination of sources, is known to cause adverse health impacts such as increased risk of hypertension and coronary heart disease, psychological stress and annoyance and sleep disturb...

Download PDF file
  • EP ID EP391594
  • DOI 10.9790/9622-0707050105.
  • Views 124
  • Downloads 0

How To Cite

Sidik Nurcahyo (2017). General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits. International Journal of engineering Research and Applications, 7(7), 1-5. https://europub.co.uk/articles/-A-391594