General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits

Abstract

This article describes general algorithm used to build a tester for combinational logic gate(s) inside a digital Integrated Circuit (IC). The challenges include how to handle different type of gate, variant number of input, and cascaded gates. Proposed solution is using common function for all types of digital IC by interpreting defined data abstraction for combinational logic gate(s) inside digital IC. This data abstraction is written in simple array of byte to present pin numbers and gates. The solution has been verified by simulation using ISIS Proteus and in real condition where the algorithm is implemented on AVR microcontroller ATmega32. The result show that the algorithm works successfully to test all types of combinational logic gates inside TTL IC and CMOS IC as well.

Authors and Affiliations

Sidik Nurcahyo

Keywords

Related Articles

Effect of Soil Flexibility on Analysis and Design of Building

Generally in the analysis and design of multi-story building frame it is assumed that the base is fixed but in actual the structure is ultimately supported on soil which is flexible in nature. This flexibility of soil ma...

Unsupervised Kannada Stemmer using Partial Lemmatizer and Indo – WordNet

Stemming is basically an operation that converts morphologically related words to a common stem or root word by removing their suffixes or prefixes, but it is not necessary that root or stem is a proper dictionary word....

Design And Analysis of Fibre Reinforced Composite Ceiling Fan Blade

With the increasing energy crisis in the present and future generations facing in the society, there is a need to reduce and optimize the energy. Though wide range of researches is being done in the areas of alternate en...

Optimal Placement and Sizing of Static Synchronous Series Compensator (SSSC) Using Heuristic Techniques for Electrical Transmission System

The extensive growth of industrial demand and domestic demand will make the power system more expensive. The increase of demands will also leads to the increase of the losses from generation to the distribution level. To...

Optimization and Assessment of a hybrid Solar-Wind-Biomass Renewable Energy System for Kiribati Island

This paper presents a feasibility study of photovoltaic (PV), wind, biomass and battery storage based hybrid renewable energy system (HRES) providing electricity to residential area in Australia. The monthly daily mean g...

Download PDF file
  • EP ID EP391594
  • DOI 10.9790/9622-0707050105.
  • Views 110
  • Downloads 0

How To Cite

Sidik Nurcahyo (2017). General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits. International Journal of engineering Research and Applications, 7(7), 1-5. https://europub.co.uk/articles/-A-391594