Hardware Dynamic Memory Manager for Hard Real-Time Systems
Journal Title: Annals of Emerging Technologies in Computing - Year 2019, Vol 3, Issue 4
Abstract
This paper presents novel hardware architecture of dynamic memory manager providing memory allocation and deallocation operations that are suitable for hard real-time and safety-critical systems due to very high determinism of these operations. The proposed memory manager implements Worst-Fit algorithm for selection of suitable free block of memory that can be used by the external environment, e.g. CPU. The deterministic timing of the memory allocation and deallocation operations is essential for hard real-time systems. The proposed memory manager performs these operations in nearly constant time thanks to the adoption of hardware-accelerated max queue, which is a data structure that continuously provides the largest free block of memory in two clock cycles regardless of actual number or constellation of existing free blocks of memory. In order to minimize the overhead caused by implementing the memory management in hardware, the max queue was optimized by developing a new sorting architecture, called Rocket-Queue. The Rocket-Queue architecture as well as the whole memory manager is described in this paper in detail. The memory manager and the Rocket-Queue architecture were verified using simplified version of UVM and applying billions of randomly generated instructions as testing inputs. The Rocket-Queue architecture was synthesized into Intel FPGA Cyclone V with 100 MHz clock frequency and the results show that it consumes from 17,06% to 38,67% less LUTs than the existing architecture, called Systolic Array. The memory manager implemented in a form of a coprocessor that provides four custom instructions was synthesized into 28nm TSMC HPM technology with 1 GHz clock frequency and 0.9V power supply. The ASIC synthesis results show that the Rocket-Queue based memory manager can occupy up to 24,59% smaller chip area than the Systolic Array based manager. In terms of total power consumption, the Rocket-Queue based memory manager consumes from 15,16% to 42,95% less power.
Authors and Affiliations
Lukáš Kohútka, Viera Stopjaková
Keywords
Related Articles
- EP ID EP644862
- DOI 10.33166/AETiC.2019.04.005
- Views 82
- Downloads 0
Conceptual User Interface Design Process for Healthcare App for Primary Care Level Services in India
Combining healthcare services on a primary care level, at a basic rather than specialised extent, for elementary treatment seeking people, can be challenging but yet useful. In fact, there are many different healthcare a...
An Investigation on Exhaustion of SAP ERP Users: Influence of Pace of Change and Technostress
Despite recent growing research interest on ERP research, the understanding on ERP induced exhaustion is still limited. This study examines how the pace of change of ERP functionalities and interface causes exhaustion in...
Big Data Analytics and Its Applications
The term, Big Data, has been authored to refer to the extensive heave of data that can't be managed by traditional data handling methods or techniques. The field of Big Data plays an indispensable role in various fields,...
Mobile Assisted Language Learning (MALL) – A Brief Survey
This research article presents a brief survey of language learning applications implemented on mobile computing devices, such as cellular mobile phones. The corpus of the literature show the efficacy and effectiveness of...
The Cascade Carry Array Multiplier – A Novel Structure of Digital Unsigned Multipliers for Low-Power Consumption and Ultra-Fast Applications
This article presents a low power consumption, high speed multiplier, based on a lowest transistor count novel structure when compared with other traditional multipliers. The proposed structure utilizes 4×4-bit adder uni...