Heart-rate Monitoring System Design and Analysis Using a Nios II Soft-core Processor
Journal Title: International Journal of Electronics and Telecommunications - Year 2016, Vol 62, Issue 3
Abstract
The heart rate of a person is able to tell whether they are healthy. A heart-rate monitoring device is able to measure or record the heart rate of a person in real time, whether it is an electrocardiogram (ECG) or a photoplethysmogram (PPG). In this work, a microprocessor system loaded with a heart-rate monitoring algorithm is implemented. The microprocessor system is the Nios II processor system, which interfaces with an analogue-to-digital converter (ADC) and a pulse sensor. A beat-finding algorithm is used in the microprocessor system for heart rate measurement. An experiment is carried out to analyse the functionality of the microprocessor system loaded with the algorithm. The results show that the detected heart rate is in the range of the average human being’s heart rate. The signal flow within the microprocessor system is observed and analysed using SignalTap II from Quartus’ software. Based on a power analysis report, the proposed microprocessor system has a total power dissipation of around 218.26 mW.
Authors and Affiliations
Lim Chun Keat, Asral Bahari Jambek
Keywords
Related Articles
- EP ID EP200620
- DOI 10.1515/eletel-2016-0039
- Views 94
- Downloads 0
Enhanced European Coordination of Accelerator Research and Development – EuCARD2 – Global and Local Impact
Wide scale, European, infrastructural research projects on accelerator science and technology are under realization since 2003. CARE project was realized during the period 2003/4-2008, and next EuCARD during 2009-2013. N...
Performance of IP address auto-configuration protocols in Delay and Disruptive Tolerant Networks
At this moment there is a lack of research respecting Mobile Ad-hoc Networks (MANET) address assignment methods used in Delay Tolerant Networks (DTN). The goal of this paper is to review the SDAD, WDAD and Buddy methods...
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit is able to operate at very low voltage and maintain the proper output voltage swing and also balance...
On Efficiency of Selected Machine Learning Algorithms for Intrusion Detection in Software Defined Networks
Marek Amanowicz
Time interval measurement module implemented in SoC FPGA device
We presents the design and test results of a picosecond-precision time interval measurement module, integrated as a System-on-Chip in an FPGA device. Implementing a complete measurement instrument of a high precision in...